

Semiconductor devices — Mechanical and climatic test methods —

Part 29: Latch-up test

The European Standard EN 60749-29:2003 has the status of a
British Standard

ICS 31.080

National foreword

This British Standard is the official English language version of EN 60749-29:2003. It is identical with IEC 60749-29:2003.

The UK participation in its preparation was entrusted to Technical Committee EPL/47, Semiconductors, which has the responsibility to:

- aid enquirers to understand the text;
- present to the responsible international/European committee any enquiries on the interpretation, or proposals for change, and keep the UK interests informed;
- monitor related international and European developments and promulgate them in the UK.

A list of organizations represented on this committee can be obtained on request to its secretary.

Cross-references

The British Standards which implement international or European publications referred to in this document may be found in the *BSI Catalogue* under the section entitled “International Standards Correspondence Index”, or by using the “Search” facility of the *BSI Electronic Catalogue* or of British Standards Online.

This publication does not purport to include all the necessary provisions of a contract. Users are responsible for its correct application.

Compliance with a British Standard does not of itself confer immunity from legal obligations.

This British Standard was published under the authority of the Standards Policy and Strategy Committee on 9 March 2004

Summary of pages

This document comprises a front cover, an inside front cover, the EN title page, pages 2 to 20, an inside back cover and a back cover.

The BSI copyright notice displayed in this document indicates when the document was last issued.

Amendments issued since publication

Amd. No.	Date	Comments
15226 Corrigendum No. 1	29 June 2004	Changes to first paragraph of the national foreword

© BSI 29 June 2004

ISBN 0 580 43523 7

EUROPEAN STANDARD

EN 60749-29

NORME EUROPÉENNE

EUROPÄISCHE NORM

December 2003

ICS 31.080

English version

**Semiconductor devices –
Mechanical and climatic test methods
Part 29: Latch-up test
(IEC 60749-29:2003)**

Dispositifs à semiconducteurs –
Méthodes d'essais mécaniques
et climatiques
Partie 29: Essai de verrouillage
(CEI 60749-29:2003)

Halbleiterbauelemente –
Mechanische und klimatische
Prüfverfahren
Teil 29: Latch-up-Prüfung
(IEC 60749-29:2003)

This European Standard was approved by CENELEC on 2003-12-01. CENELEC members are bound to comply with the CEN/CENELEC Internal Regulations which stipulate the conditions for giving this European Standard the status of a national standard without any alteration.

Up-to-date lists and bibliographical references concerning such national standards may be obtained on application to the Central Secretariat or to any CENELEC member.

This European Standard exists in three official versions (English, French, German). A version in any other language made by translation under the responsibility of a CENELEC member into its own language and notified to the Central Secretariat has the same status as the official versions.

CENELEC members are the national electrotechnical committees of Austria, Belgium, Czech Republic, Denmark, Finland, France, Germany, Greece, Hungary, Iceland, Ireland, Italy, Lithuania, Luxembourg, Malta, Netherlands, Norway, Portugal, Slovakia, Spain, Sweden, Switzerland and United Kingdom.

CENELEC

European Committee for Electrotechnical Standardization
Comité Européen de Normalisation Electrotechnique
Europäisches Komitee für Elektrotechnische Normung

Central Secretariat: rue de Stassart 35, B - 1050 Brussels

© 2003 CENELEC - All rights of exploitation in any form and by any means reserved worldwide for CENELEC members.

Ref. No. EN 60749-29:2003 E

AVA Documents
Document Sharing Hub

Foreword

The text of document 47/1713/FDIS, future edition 1 of IEC 60749-29, prepared by IEC TC 47, Semiconductor devices, was submitted to the IEC-CENELEC parallel vote and was approved by CENELEC as EN 60749-29 on 2003-12-01.

The following dates were fixed:

- latest date by which the EN has to be implemented
at national level by publication of an identical
national standard or by endorsement (dop) 2004-03-01
- latest date by which the national standards conflicting
with the EN have to be withdrawn (dow) 2006-12-01

Endorsement notice

The text of the International Standard IEC 60749-29:2003 was approved by CENELEC as a European Standard without any modification.

CONTENTS

1	Scope and object.....	4
2	Terms and definitions	4
3	Apparatus and material	7
3.1	Latch-up tester	7
3.2	Automated test equipment (ATE).....	9
3.3	Heat source	9
4	Procedure	9
4.1	General latch-up test procedure	9
4.2	Detailed latch-up test procedure	10
5	Failure criteria	12
6	Summary	12
Figure 1 – V_{supply} qualification circuit		8
Figure 2 – Trigger source qualification circuit.....		9
Figure 3 – Latch-up test flow.....		14
Figure 4 – Test waveform for positive I-test.		15
Figure 5 – Test waveform for negative I-test		16
Figure 6 – Test waveform for V_{supply} overvoltage		17
Figure 7 – Equivalent circuit for positive input/output I-test latch-up testing		18
Figure 8 – Equivalent circuit for negative input/output I-test latch-up testing		19
Figure 9 – Equivalent circuit for V_{supply} overvoltage test latch-up testing.....		20
Table 1 – Test matrix		13
Table 2 — Timing specifications for I-test and V_{supply} overvoltage test.....		17

SEMICONDUCTOR DEVICES – MECHANICAL AND CLIMATIC TEST METHODS –

Part 29: Latch-up test

1 Scope and object

This part of IEC 60749 covers the I-test and the overvoltage latch-up testing of integrated circuits.

This test is classified as destructive.

The purpose of this test is to establish a method for determining integrated circuit (IC) latch-up characteristics and to define latch-up failure criteria. Latch-up characteristics are used in determining product reliability and minimizing "No Trouble Found" (NTF) and "Electrical Overstress" (EOS) failures due to latch-up.

This test method is primarily applicable to CMOS devices. Applicability to other technologies must be established.

In this part of IEC 60749 latch-up is not related to a specific mechanism but is an electrical failure characteristic that occurs when a device is subjected to this test method.

The classification of latch-up as a function of temperature is defined in 2.1 and the failure level criteria are defined in 2.10

2 Terms and definitions

For the purposes of this document, the following terms and definitions apply.

2.1

classification

the classification defines the latch-up test temperature. Latch-up testing classifications are defined as follows:

Class I – Latch-up testing performed at room temperature.

Class II – Latch-up testing performed at the maximum ambient rated temperature for the device.

If no classification is specified, Class I testing shall be performed.

NOTE Elevated temperature will reduce latch-up resistance and Class II testing is recommended for devices that are required to operate at elevated temperature.

2.2

cool-down time

period of time between successive applications of trigger pulses or the period of time between the removal of the V_{supply} voltage and the application of the next trigger pulse (See Figures 4, 5, and 6 and Table 2.)

2.3

DUT

device under test

2.4

GND (ground)

common or zero-potential pin(s) of the DUT

NOTE 1 Ground pins are not latch-up tested.

NOTE 2 A ground pin is sometimes called V_{ss} .

2.5

input pins

all address, data-in control, V_{ref} and similar pins

2.6

I/O (bi-directional) pins

device pins that can be made to operate as an input or output or in a high-impedance state

2.7

I_{supply}

total supply current in each V_{supply} pin (or pin group) with the DUT biased as indicated in Table 1

2.8

I-test

latch-up test that supplies positive and negative current pulses to the pin under test

2.9

latch-up

state in which a low-impedance path resulting from an overstress that triggers a parasitic thyristor structure, persists after removal or cessation of the triggering condition

NOTE 1 The overstress can be a voltage or current surge, an excessive rate of change of current or voltage, or any other abnormal condition that causes the parasitic thyristor structure to become regenerative.

NOTE 2 Latch-up will not damage the device provided that the current through the low-impedance path is sufficiently limited in magnitude or duration.

2.10

level

defines the failure criteria used during latch-up testing. Latch-up failure grades are defined as follows:

Level A – The failure criteria as defined in Table 1

Level B – Special failure criteria. Supplier should provide definition of failure criteria used

2.11

logic-high

level within the more positive (less negative) of the two ranges of logic levels chosen to represent the logic states

NOTE 1 For digital devices, a voltage level equal to V_{supply} is used for latch-up testing, except where otherwise specified in the relevant specification.

NOTE 2 For non-digital devices, V_{supply} voltage level or the maximum operating voltage that can be applied to that pin as defined in the relevant specification may be used for latch-up testing.

2.12

logic-low

level within the more negative (less positive) of the two ranges of logic levels chosen to represent the logic states

NOTE 1 For digital devices, ground voltage level is used for latch-up testing, except where specified in the relevant specification.

NOTE 2 For non-digital devices, ground voltage level or the minimum operating voltage that can be applied to that pin as defined in the relevant specification may be used for latch-up testing.

2.13

maximum V_{supply}

maximum operating voltage for operation within performance specifications

NOTE 1 The maximum voltage *is not the absolute maximum voltage beyond which permanent damage is likely*.

NOTE 2 Maximum refers to the magnitude of V_{supply} and can be either positive or negative.

2.14

no connect pin

pin that has no internal connection and that can be used as a support for external wiring without disturbing the function of the device

NOTE All "no connect" pins should be left in an open (floating) state during latch-up testing.

2.15

nominal I_{supply} (I_{nom})

measured dc supply current for each V_{supply} pin (or pin group) with the DUT biased at the test temperature as defined in Clause 4 and Table 1

2.16

output pin

device pin that generates a signal or voltage level as a normal function during the normal operation of the device

NOTE Output pins, though left in an open (floating) state during testing of other pin types, are latch-up tested.

2.17

preconditioned pin

device pin that has been placed in a defined state or condition (input, output, high impedance, etc.) by applying control vectors to the DUT

2.18

testing of dynamic devices

latch-up trigger testing of a device in a known stable state, at the minimum-rated clock frequency applied to the device (see 4.2.3 for specified conditions)

2.19

test condition

test temperature, supply voltage, current limits, voltage limits, clock frequency, input bias voltages, and preconditioning vectors applied to the DUT during the latch-up test