

BRITISH STANDARDS INSTITUTION

2 PARK STREET, LONDON. W1A 2BS

BS CECC 90103 - 012

ISSUE 1

NOVEMBER 1981



Page 1 of 17 pages

Specification available from:- AS SHOWN IN PD 9002
AND CECC 00 200 AND

ELECTRONIC COMPONENTS OF ASSESSED QUALITY
DETAIL SPECIFICATION IN ACCORDANCE WITH:


BS CECC 90 000 : 1976
BS CECC 90 100 : 1977

MANUFACTURERS TYPE NUMBER

54LS13
64LS13
74LS13
84LS13

SEE PD 9002 AND CECC 00 200
For ordering information see
clause 1

Outline not to scale: Isometric projection
Marking information see clause 1



DUAL 4-INPUT POSITIVE NAND
SCHMITT TRIGGER GATES WITH
TOTEM POLE OUTPUTS

TYPICAL CONSTRUCTION
SILICON MONOLITHIC
BIPOLAR TTL-LOW-POWER
SCHOTTKY

Refer to IEC 191-1-50a (type A50B)
Dual-in-Line (plastic or ceramic)
refer to Appendix A1.3
Flatpack (metal or ceramic)

ASSESSMENT LEVELS
R, S, T AND V

1. Type description

1.1 Truth table

INPUTS				OUTPUT
A	B	C	D	Y
L	X	X	X	H
X	L	X	X	H
X	X	L	X	H
X	X	X	L	H
H	H	H	H	L

H = High level

L = Low level

X = Logic level irrelevant


Refer to Qualified Products List PD 9002 and/or CECC 00 200
for details of manufacturers approved to this specification

1.1 Boolean equation

$$Y = \overline{A.B.C.D}$$

1.2 Terminal identification, type designation and marking

1.2.1 Terminal identification



Two 4-input positive Nand schmitt trigger gates with totem pole outputs

Terminals marked with 'NC' are not connected internally and may be used as electrical support points. The applied voltage shall not exceed 7,0V.

1.2.2 Type designation

TEMPERATURE RANGE		PACKAGE		
		Ceramic Dual-in-Line	Plastic Dual-in-Line	Ceramic Flatpack
0	+ 70	74LS13J	N	W
-25	+ 85	84LS13J		
-40	+ 85	64LS13J		
-55	+125	54LS13J		

1.2.3 Marking

Each integrated circuit shall bear the following markings:

- (1) Terminal identification
- (2) Type designation
- (3) Date code
- (4) Factory identification code (unless derived from trademark)
- (5) Manufacturers trade name or mark
- (6) Mark of conformity (unless a certificate of conformity is used)

1.3 Ordering information

Orders for these integrated circuits shall contain the following minimum information.

Manufacturers integrated circuit type designation, screening procedures and assessment levels as detailed to this CECC specification number.

(For details of screening procedures see Appendix A1.1)

2. Limiting conditions of use (not for inspection purposes)

2.1	Maximum continuous supply voltage	V_{CC}						-0,5V +7,0V
2.2	Maximum input voltages							
2.2.1	Maximum input voltage	V_I						-0,5V +7,0V
2.2.2	Maximum input voltage between multiple emitter transistor inputs	V_{II}						+5,5V
				54LS	64LS	74LS	84LS	
2.3	Minimum and maximum operating ambient temperatures	$T_{amb}(^{\circ}C)$	min.	-55	-40	0	-25	
			max.	+125	+85	+70	+85	
2.4	Minimum and maximum storage temperatures	$T_{stg}(^{\circ}C)$	min.	-65	(All types)			
			max.	+150				

3. Recommended operating conditions and associated characteristics (not for inspection purposes)

3.1 Recommended operating conditions

These apply over the operating ambient temperature range unless otherwise stated.

3.1 (contd)

Description	Symbol	Type	Value	Unit
Positive supply voltage	V_{CC}	54LS 64/74/84LS	4,5 - 5,5 4,75 - 5,25	V V
Minimum value of input voltage	V_{INB}	All types	-0,3	V
Maximum value of input voltage	V_{INA}	All types	5,5	V
Maximum value of Low level output current for each output	I_{OLA}	54LS 64/74/84LS	4,0 8,0	mA mA
Maximum value of High level output current for each output	I_{OHA}	All types	-400,0	μ A

3.2 Associated characteristics

- 3.2.1 Minimum and maximum values are given for the worst case operation over the ambient temperature range, except for those conditions marked with an asterisk (*)

	54LS	64LS	74LS	84LS	
T _{amb} min.	-55	-40	0	-25	°C
T _{amb} max.	+125	+85	+70	+85	
V _{CC} min.	4,5	4,75			V
V _{CC} max.	5,5	5,25			

3.2.2

Characteristics	Conditions	$V_{CC}(V)$	Symbol	Min.	Max.	Unit
Total supply current with High level output	$V_{IN} = 0V$ (1)	$V_{CC} \text{ max.}$	I_{CCH}	-	6,0	mA
Total supply current with Low level output	$V_{IN} = 4,5V$	$V_{CC} \text{ max.}$	I_{CCL}	-	7,0	mA
High level input current	$V_{IN} = 7,0V$	$V_{CC} \text{ max.}$	$I_{IH(1)}$	-	100,0	μA
	$V_{IN} = 2,7V$	$V_{CC} \text{ max.}$	$I_{IH(2)}$	-	20,0	μA
Low level input current	$V_{IN} = 0,4V$	$V_{CC} \text{ max.}$	$-I_{IL}$	-	0,4	mA
Input clamping voltage	$-I_{IC} = 18,0mA$	$V_{CC} \text{ min.}$	$-V_{ICA}$	-	1,5	V
Output voltage 54LS 64/74/84LS All types 64/74/84LS	$I_{OH} = -400,0\mu A$	$V_{CC} \text{ min.}$	V_{OH}	2,5	-	V
	$I_{OH} = -400,0\mu A$		V_{OH}	2,7	-	V
	$I_{OL(1)} = 4,0mA$ (2)		$V_{OL(1)}$	-	0,4	V
	$I_{OL(2)} = 8,0mA$ (3)		$V_{OL(2)}$	-	0,5	V
Output short circuit current	$V_O = 0V$ or $4,5V$ (4)	$V_{CC} \text{ max.}$	$-I_{OS}$	15,0	130,0	mA
Positive going threshold voltage	$V_{CC} = 5,0V$		V_{T+}	1,4	1,9	V
Negative going threshold voltage	$V_{CC} = 5,0V$		V_{T-}	0,5	1,0	V
Hysteresis	$V_{CC} = 5,0V$	$V_{T+} - V_{T-}$	V_{T+} $-V_{T-}$	0,4	-	V
Propagation time All types	$T_{amb} = 25^{\circ}C$ test conditions as in Sub-group A5	5,0V	t_{PLH}	-	22,0	ns
			t_{PHL}	-	27,0	ns


(1) To all inputs, (2) Fan out = 10, (3) Fan out = 20,

(4) Only one output at a time, duration $t \leq 1$ sec

* See 3.2.1 of this specification

3.3 Supplementary information

3.3.1 Change of typical propagation time with output loading



Propagation time Vs. load capacitance

3.3.2 Variation of propagation time with temperature

