

NEDERLANDS ELEKTROTECHNISCH
COMITE
POSTBOX 5059
2600 GB DELFT

This specification is also available from
Nederlandse Philips Bedrijven B.V.

CECC 90 104-035



ISSUE 3

Page 1

Total number of pages: 19

ELECTRONIC COMPONENTS OF ASSESSED
QUALITY IN ACCORDANCE WITH:

GS: CECC 90 000 Issue 3.
SS: CECC 90 100 Issue 3.
FS: CECC 90 104 Issue 2.

Detail Spec: NL-CECC 90 104-035

Issue: 3

Issued: December 1989

OUTLINE AND DIMENSIONS:

IEC 191-2 | 050 G09/A76 G1

TERMINAL CONNECTIONS:

See item 1.2 of this specification

DETAIL SPECIFICATION FOR
DIGITAL INTEGRATED CIRCUITS
IN ACCORDANCE WITH FS 90 104

HEC/HEF 4046B

Phase-locked loop

TYPICAL CONSTRUCTION:

Silicon monolithic local oxidation
CMOS integrated circuit, cavity/non-
cavity packages.

CAUTION: STATIC SENSITIVE DEVICE

ASSESSMENT LEVELS: P, Y, L

REMARKS

Information about manufacturers who have components qualified to this detail specification is
available in the current CECC 00 200: Qualified Products List.



Documents

Document Sharing Hub

Nederlands Elektrotechnisch Comité Postbox 5059 2600 GB Delft	Page 2	CECC 90 104-035
This specification is also available from Nederlandse Philips Bedrijven B.V.	of 19	ISSUE 3

1 TYPE DESCRIPTION

1.1 Function

The HEC/HEF4046B are phase-locked loop circuits that consist of a linear voltage controlled oscillator (VCO) and two different phase comparators with a common signal input amplifier and a common comparator input. A 7 V regulator (zener) diode is provided for supply voltage regulation if necessary.

VCO part

The VCO requires one external capacitor (C1) and one or two external resistors (R1 or R1 and R2). Resistor R1 and capacitor C1 determine the frequency range of the VCO. Resistor R2 enables the VCO to have a frequency off-set if required. The high input impedance of the VCO simplifies the design of low-pass filters; it permits the designer a wide choice of resistor/capacitor ranges. In order not to load the low-pass filter, a source-follower output of the VCO input voltage is provided at pin 10. If this pin (SFOUT) is used, a load resistor (R_{SF}) should be connected from this pin to V_{SS} ; if unused, this pin should be left open. The VCO output (pin 4) can either be connected directly to the comparator input (pin 3) or via a frequency divider. A LOW level at the inhibit input (pin 5) enables the VCO and the source follower, while a HIGH level turns off both to minimize stand-by power consumption.

Phase comparators


The phase-comparator signal input (pin 14) can be direct-coupled, provided the signal swing is between the standard HE4000B family input logic levels. The signal must be capacitively coupled to the self-biasing amplifier at the signal input in case of smaller swings. Phase comparator 1 is an EXCLUSIVE-OR network. The signal and comparator input frequencies must have a 50% duty factor to obtain the maximum lock range. The average output voltage of the phase comparator is equal to $\frac{1}{2} V_{DD}$ when there is no signal or noise at the signal input. The average voltage to the VCO input is supplied by the low-pass filter connected to the output of phase comparator 1. This also causes the VCO to oscillate at the centre frequency (f_0). The frequency capture range ($2 f_C$) is defined as the frequency range of input signals on which the PLL will lock if it was initially out of lock. The frequency lock range ($2 f_L$) is defined as the frequency range of input signals on which the loop will stay locked if it was initially in lock. The capture range is smaller or equal to the lock range.

With phase comparator 1, the range of frequencies over which the PLL can acquire lock (capture range) depends on the low-pass filter characteristics and this range can be made as large as the lock range. Phase comparator 1 enables the PLL system to remain in lock in spite of high amounts of noise in the input signal. A typical behaviour of this type of phase comparator is that it may lock onto input

Nederlands Elektrotechnisch Comité Postbox 5059 2600 GB Delft This specification is also available from Nederlandse Philips Bedrijven B.V.	Page 3 of 19	CECC 90 104-035 ISSUE 3
--	-------------------------	------------------------------------

1.1 Function (continued)

frequencies that are close to harmonics of the VCO centre frequency. Another typical behaviour is, that the phase angle between the signal and comparator input varies between 0° and 180° and is 90° at the centre frequency. Figure 1 shows the typical phase-to-output response characteristic.



(1) Average output voltage.

Fig. 1 Signal-to-comparator inputs phase difference for comparator 1.

Figure 2 shows the typical waveforms for a PLL employing phase comparator 1 in locked condition of f_0 .




Fig. 2 Typical waveforms for phase-locked loop employing phase comparator 1 in locked condition of f_0 .

Nederlands Elektrotechnisch Comité Postbox 5059 2600 GB Delft This specification is also available from Nederlandse Philips Bedrijven B.V.	Page 4 of 19	CECC 90 104-035 ISSUE 3
--	-----------------------------	--

1.1 Function (continued)

Phase comparator 2 is an edge-controlled digital memory network. It consists of four flip-flops, control gating and a 3-state output circuit comprising p and n-type drivers having a common output node. When the p-type or n-type drivers are ON, they pull the output up to V_{DD} or down to V_{SS} respectively. This type of phase comparator only acts on the positive-going edges of the signals at $SIGN_{IN}$ and $COMP_{IN}$. Therefore, the duty factors of these signals are not of importance.

If the signal input frequency is higher than the comparator input frequency, the p-type output driver is maintained ON most of the time, and both the n and p-type drivers are OFF (3-state) the remainder of the time. If the signal input frequency is lower than the comparator input frequency, the n-type output driver is maintained ON most of the time, and both the n and p-type drivers are OFF the remainder of the time. If the signal input and comparator input frequencies are equal, but the signal input lags the comparator input in phase, the n-type output driver is maintained ON for a time corresponding to the phase difference. If the comparator input lags the signal input in phase, the p-type output driver is maintained ON for a time corresponding to the phase difference. Subsequently, the voltage at the capacitor of the low-pass filter connected to this phase comparator is adjusted until the signal and comparator inputs are equal in both phase and frequency. At this stable point, both p and n-type drivers remain OFF and thus the phase comparator output becomes an open circuit and keeps the voltage at the capacitor of the low-pass filter constant.

Moreover, the signal at the phase comparator pulse output (PCP_{OUT}) is a HIGH level which can be used for indicating a locked condition. Thus, for phase comparator 2 no phase difference exists between the signal and comparator inputs over the full VCO frequency range. Moreover, the power dissipation due to the low-pass filter is reduced when this type of phase comparator is used because both p and n-type output drivers are OFF for most of the signal input cycle. It should be noted that the PLL lock range for this type of phase comparator is equal to the capture range, independent of the low-pass filter. With no signal present at the signal input, the VCO is adjusted to its lowest frequency for phase comparator 2. Figure 3 shows typical waveforms for a PLL employing this type of phase comparator in locked condition.




Fig. 3 Typical waveforms for phase-locked loop employing phase comparator 2 in locked condition.


Nederlands Elektrotechnisch Comité Postbox 5059 2600 GB Delft This specification is also available from Nederlandse Philips Bedrijven B.V.	Page 5 of 19	CECC 90 104-035 ISSUE 3
--	-------------------------	------------------------------------

1.1 Function (continued)

Figure 4 shows the state diagram for phase comparator 2. Each circle represents a state of the comparator. The number at the top, inside each circle, represents the state of the comparator, while the logic state of the signal and comparator inputs are represented by a '0' for a logic LOW or a '1' for a logic HIGH, and they are shown in the left and right bottom of each circle.

The transitions from one to another result from either a logic change at the signal input (S) or the comparator input (C). A positive-going and a negative-going transition are shown by an arrow pointing up or down respectively.

The state diagram assumes, that only one transition on either the signal input or comparator input occurs at any instant. States 3, 5, 9 and 11 represent the condition at the output when the p-type driver is ON, while states 2, 4, 10 and 12 determine the condition when the n-type driver is ON. States 1, 6, 7 and 8 represent the condition when the output is in its high impedance OFF state; i.e. both p and n-type drivers are OFF, and the PCP_{OUT} output is HIGH. The condition at output PCP_{OUT} for all other states is LOW.



S ↑ : 0 to 1 transition at the signal input.

C ↓ : 1 to 0 transition at the comparator input.

Fig. 4 State diagram for comparator 2.

Nederlands Elektrotechnisch Comité Postbox 5059 2600 GB Delft This specification is also available from Nederlandse Philips Bedrijven B.V.	Page 6 of 19	CECC 90 104-035 ISSUE 3
--	----------------------------	---------------------------------------

1.1.1 Functional diagram




Fig. 5 Functional diagram.

1.1.2 Pinning information

1. Phase comparator pulse output
2. Phase comparator 1 output
3. Comparator input
4. VCO output
5. Inhibit input
6. Capacitor C1 connection A
7. Capacitor C1 connection B
8. VSS
9. VCO input
10. Source-follower output
11. Resistor R1 connection
12. Resistor R2 connection
13. Phase comparator 2 output
14. Signal input
15. Zener diode input for regulated supply.