



ASSOCIATION CONNECTING
ELECTRONICS INDUSTRIES®

2215 Sanders Road
Northbrook, IL 60062-6135

IPC-TM-650 TEST METHODS MANUAL

1 Scope This test method is used to characterize the cleanliness of printed wiring board fabrication processes by determining the degradation of electrical insulation resistance under conditions of high temperature and humidity.

This test method examines the cleanliness of a test substrate prior to solder mask application, after solder mask application, and after any final metalization and/or surface finish operation (e.g., HASL or OSP), and may be used to demonstrate the cleanliness of internal layers of a multilayer board prior to lamination.

2 Applicable Documents

GR-78-CORE Telcordia Technologies (Formerly Bellcore)

2.1 Master Drawings

Telcordia Technologies Test Pattern (GR-78-CORE, Figures 14.1 and 14.2)

IPC-B-50 Standard Test Board (Figure 3)

3 Test Specimens The test specimen for this test method is the interdigitated comb pattern shown in Figures 1 and 2. This test pattern can be produced in a number of formats, but exists as one of the stock patterns of the IPC-B-50 standard test board (see Figure 3).

This comb pattern has 0.65 mm [0.025 in] lines and 1.27 mm [0.050 in] spacings. This test pattern is also commonly referred to as the Bellcore pattern. When used for qualification purposes, the base laminate will be FR-4 epoxy-glass with 17 µm [0.5 oz equivalent] unprotected copper metalization.

4 Apparatus

4.1 Clean test chamber capable of producing and recording an environment of 35°C ± 2°C [95°F ± 3.6°F] and 87.5% ± 2.5% relative humidity, and that allows the insulation resistance of the patterns to be measured under these conditions. The chamber must be capable of holding these conditions under load (i.e., with samples in place).

Number 2.6.3.5	
Subject Bare Board Cleanliness by Surface Insulation Resistance	
Date 01/04	Revision
Originating Task Group Bare Board Cleanliness Assessment Task Group (5-32c)	



Figure 1 Interdigitated Comb Pattern




Figure 2 With Solder Mask

Material in this Test Methods Manual was voluntarily established by Technical Committees of IPC. This material is advisory only and its use or adaptation is entirely voluntary. IPC disclaims all liability of any kind as to the use, application, or adaptation of this material. Users are also wholly responsible for protecting themselves against all claims or liabilities for patent infringement.

Copyright IPC-Association Connecting Electronics Industries
Provided by IHS under license with IPC
No reproduction or networking permitted without license from IHS

Full document details: IPC TM-650 2.6.3.5 2004

Licensee=Sandia National Lab/5932237100, User=sam, albert
Not for Resale, 05/28/2014 10:59:59 MDT



Documents
Page 1 of 4
Document Sharing Hub

IPC-TM-650		
Number 2.6.3.5	Subject Bare Board Cleanliness by Surface Insulation Resistance	Date 01/04
Revision		




Figure 3 IPC-B-50

4.2 A resistance meter capable of reading high resistance (10^{12} ohms) with a test voltage of 100 ± 2 volts DC or an ammeter capable of reading 10^{-10} amperes in combination with 100 volts DC power supply. Standard resistors should be used for routine calibration.

5 Test

5.1 Sample Sizes

- Eight test patterns are produced for test with no applied solder mask (Figure 1).
- Eight test patterns are produced for test with solder mask applied, imaged, and cleaned (Figure 2).
- Eight test patterns are produced for test with solder mask applied and the final finish in place (e.g., HASL).

5.2 Specimen Identification Use a noncontaminating method for identifying the test specimen (e.g., vibrating scribe). During this process, handle the specimens by the edges only or using noncontaminating gloves.

5.3 Wire Attach Cover the test patterns with noncontaminating barrier, such as aluminum foil or plastic film, to prevent flux spattering during the wire attach process. Use water white rosin to solder PTFE-insulated wires to the connection

points of the specimens. Do not attempt to remove the flux residues. Alternatively, connections may be made by mechanical pressure connections (e.g., alligator clips).

NOTE: Because of the very high resistance levels typically used as pass-fail criteria for this method, a connector-based or other fixtured setup is not recommended, due to leakage currents, unless these systems can be shown to have no signal degradation compared to hardwiring.

5.4 Placing in Chamber Place the specimens in the environmental chamber in a vertical position such that the airflow is parallel to the direction of the board in the chamber. Allow at least 2.5 cm [0.98 in] between each test sample. Dress all wiring away from the test patterns. Route the wires to the outside of the chamber. Set the chamber temperature to 35°C [95°F] and 85% minimum relative humidity, with a ramp time of not less than one hour. There is no electrical potential applied to any test pattern during the first 24 hours of test exposure.

5.5 Resistance Measurements After 24 hours of test exposure with no applied electrical potential, measure the insulation resistance of each pattern using an applied voltage of 100 ± 2 volts DC and an electrification time of 60 seconds.

NOTE: It is recommended that the temperature and humidity levels be verified to be within the recommended limits prior to beginning the resistance measurements.

Each comb pattern represents four test measurements. Measurements are made between (see Figure 1):

- Pad 1 to Pad 2
- Pad 3 to Pad 2
- Pad 3 to Pad 4
- Pad 5 to Pad 4

Pads 2 and 4 are at one potential and Pads 1, 3, and 5 are at the opposite potential (see Note 6.3).

All measurements are to be taken with the specimens at the test conditions and inside the chamber (in-situ).

Determine the means of the dataset as outlined in 5.6.

If, after 24 hours, the results conform to the specification, record the values and terminate the test.

If, after 24 hours, the results do not conform to the specification, then the test may be extended to 96 hours of exposure to the test conditions with no applied electrical potential.