



INTERNATIONAL TELECOMMUNICATION UNION

CCITT

G.727

THE INTERNATIONAL
TELEGRAPH AND TELEPHONE
CONSULTATIVE COMMITTEE

**GENERAL ASPECTS OF DIGITAL
TRANSMISSION SYSTEMS;
TERMINAL EQUIPMENTS**

**5-, 4-, 3- AND 2-BITS SAMPLE EMBEDDED
ADAPTIVE DIFFERENTIAL PULSE CODE
MODULATION (ADPCM)**

Recommendation G.727



Geneva, 1990



Documents

Document Sharing Hub



INTERNATIONAL TELECOMMUNICATION UNION

CCITT

G.727

THE INTERNATIONAL
TELEGRAPH AND TELEPHONE
CONSULTATIVE COMMITTEE

**GENERAL ASPECTS OF DIGITAL
TRANSMISSION SYSTEMS;
TERMINAL EQUIPMENTS**

**5-, 4-, 3- AND 2-BITS SAMPLE EMBEDDED
ADAPTIVE DIFFERENTIAL PULSE CODE
MODULATION (ADPCM)**

Recommendation G.727



Geneva, 1990

FOREWORD

The CCITT (the International Telegraph and Telephone Consultative Committee) is a permanent organ of the International Telecommunication Union (ITU). CCITT is responsible for studying technical, operating and tariff questions and issuing Recommendations on them with a view to standardizing telecommunications on a worldwide basis.

The Plenary Assembly of CCITT which meets every four years, establishes the topics for study and approves Recommendations prepared by its Study Groups. The approval of Recommendations by the members of CCITT between Plenary Assemblies is covered by the procedure laid down in CCITT Resolution No. 2 (Melbourne, 1988).

Recommendation G.727 was prepared by Study Group XV and was approved under the Resolution No. 2 procedure on the 14th of December 1990.

CCITT NOTE

In this Recommendation, the expression "Administration" is used for conciseness to indicate both a telecommunication Administration and a recognized private operating agency.

© ITU 1990

All rights reserved. No part of this publication may be reproduced or utilized in any form or by any means, electronic or mechanical, including photocopying and microfilm, without permission in writing from the ITC.

 **Documents**
Document Sharing Hub

Recommendation G.727

5-, 4-, 3- AND 2-bits SAMPLE EMBEDDED ADAPTIVE DIFFERENTIAL PULSE CODE MODULATION (ADPCM)

1 Introduction

This Recommendation contains the specification of an embedded Adaptive Differential Pulse Code Modulation (ADPCM) algorithms with 5-, 4-, 3- and 2-bits per sample (i.e., at rates of 40, 32, 24 and 16 kbit/s). The characteristics below are recommended for the conversion of 64 kbit/s. A-law or μ -law PCM channels to/ from variable rate-embedded ADPCM channels.

The Recommendation defines the transcoding law when the source signal is a pulse-code modulation signal at a pulse rate of 64 kbit/s developed from voice frequency analog signals as fully specified by Blue Book Volume, Recommendation G.711.



Applications where the encoder is aware and the decoder is not aware of the way in which the ADPCM codeword bits have been altered, or when both the encoder and decoder are aware of the ways the codewords are altered, or where neither the encoder nor the decoder are aware of the ways in which the bits have been altered can benefit from other embedded ADPCM algorithms.

2 General

The embedded ADPCM algorithms specified here are extensions of the ADPCM algorithms defined in Recommendation G.726 and are recommended for use in packetized speech systems operating according to the Packetized Voice Protocol (PVP) specified in draft Recommendation G.764.

PVP is able to relieve congestion by modifying the size of a speech packet when the need arises. Utilizing the embedded property of the algorithm described here, the least significant bit(s) of each codeword can be disregarded at packetization points and/or intermediate nodes to relieve congestion. This provides for significantly better performance than by dropping packets during congestion.

Section 3 outlines a description of the ADPCM transcoding algorithm. Figure 1/G.727 shows a simplified block diagram of the encoder and the decoder. Sections 4 and 5 provide the principles and functional descriptions of the ADPCM encoding and decoding algorithms, respectively. Section 6 contains the computational details of the algorithm. In this section, each sub-block in the encoder and decoder is precisely defined using one particular logical sequence. If other methods of computation are used, extreme care should be taken to ensure that they yield *exactly* the same value for the output processing variables. Any further departures from the processes detailed in Section 6 will incur performance penalties which may be severe.



T1502630-90

FIGURE 1/G.727
Simplified block diagrams

3 Embedded ADPCM algorithms

Embedded ADPCM algorithms are variable bit rate coding algorithms with the capability of bit dropping outside the encoder and decoder blocks. They consist of a series of algorithms such that the decision levels of the lower rates quantizers are subsets of the quantizer at the highest rate. This allows bit reductions at any point in the network without the need of coordination between the transmitter and the receiver. In contrast, the decision levels of the conventional ADPCM algorithms, such as those in Recommendation G.726, are not subsets of one another and therefore, the transmitter must inform the receiver of the coding rate the encoding algorithm.

Embedded algorithms can accommodate the unpredictable and bursty characteristics of traffic patterns that require congestion relief. Because congestion relief may occur after the encoding is performed, embedded coding is different from variable-rate coding where the encoder and decoder must use the same number of bits in each sample. In both cases, the decoder must be told the number of bits to use in each sample.

Embedded algorithms produce code words which contain enhancement bits and core bits. The Feed-Forward (FF) path utilizes enhancement and core bits, while the Feedback (FB) path uses core bits only. The inverse quantizer and the predictor of both the encoder and the decoder use the core bits. With this structure, enhancement bits can be discarded or dropped during network congestion. However, the number of core bits in the FB paths of both the encoder and decoder must remain the same to avoid mistracking.

The four embedded ADPCM rates are 40, 32, 24 and 16 kbit/s, where the decision levels for the 32, 24 and 16 kbit/s quantizers are sub-sets of those for the 40 kbit/s quantizer. Embedded ADPCM algorithms are referred to by (x, y) pairs where x refers to the FF (enhancement and core) ADPCM bits and y refers to the FB (core) ADPCM bits. For example, if y is set to 2 bits, (5,2) will represent the 40 kbits/s embedded algorithm, (4,2) will represent the 32 kbit/s embedded algorithm, (3,2) will represent the 24 kbit/s embedded algorithm and (2,2) the 16 kbit/s algorithm. The bit rate is never less than 16 kbit/s because the minimum number of core bits is 2. Simplified block diagrams of both the embedded ADPCM encoder and decoder are shown in Figure 1/G.727.

The Recommendation provides coding rates of 40, 32, 24 and 16 kbit/s and core rates of 32, 24 and 16 kbit/s. This corresponds to the following pairs: (5,2), (4,2), (3,2), (2,2); (5,3), (4,3), (3,3); (5,4), (4,4).

3.1 ADPCM encoder

Subsequent to the conversion of the A-law or μ -law PCM input signal to uniform PCM, a difference signal is obtained by subtracting an estimate of the input signal from the input signal itself. An adaptive 4-, 8-, 16- or 32-level quantizer is used to assign 2, 3, 4 or 5 binary digits to the value of the difference signal for transmission to the decoder. (Not all the bits necessarily arrive at the decoder since some of these bits can be dropped to relieve congestion in the packet network. For a given received sample, however, the core bits are guaranteed arrival if there are no transmission errors and the packets arrive at destination.) FB bits are fed to the inverse quantizer. The number of core bits depends on the embedded algorithm selected. For example, the (5,2) algorithm will always contain 2 core bits. The inverse quantizer produces a quantized difference signal from these binary digits. The signal estimate is added to this quantized difference signal to produce the reconstructed version of the input signal. Both the reconstructed signal and the quantized difference signal are operated upon by an adaptive predictor which produces the estimate of the input signal, thereby completing the feedback loop.

3.2 ADPCM decoder

The decoder includes a structure identical to the FB portion of the encoder. In addition, there is also an FF path that contains a uniform PCM to A-law or μ -law conversion. The core as well as the enhancement bits are used by the synchronous coding adjustment block to prevent cumulative distortion on synchronous tandem codings (ADPCM-PCM-ADPCM, etc., digital connections) under certain conditions (see § 5.10). The synchronous coding adjustment is achieved by adjusting the PCM output codes to eliminate quantizing distortion in the next ADPCM encoding stage.

3.3 One's density requirements

These algorithms produce the all-zero code words. If requirements on one's density exist in national networks, other methods should be used to ensure that this requirement is satisfied.

3.4 Applications

In the anticipated application with G.764, the Coding Type (CT) field and the block Dropping Indicator (BDI) field in the packet header defined in G.764 will inform the coder of what algorithm to use. For all other applications, the information that PVP supplies must be made known to the decoder.

4 ADPCM encoder principles

Figure 2/G.727 is a block schematic of the encoder. For each variable to be described, k is the sampling index and samples are taken at 125 μ s intervals. A description of each block is given in §§ 4.1 to 4.9.




FIGURE 2/G.727
Encoder block schematic

4.1 Input PCM format conversion

This block converts the input signal $s(k)$ from A-law or μ -law PCM to a uniform PCM signal $s_l(k)$.

4.2 Difference signal computation

This block calculates the difference signal $d(k)$ from the uniform PCM signal $s_l(k)$ and the signal estimate $s_e(k)$.

$$d(k) = s_l(k) - s_e(k) \tag{4-1}$$

4.3 Adaptive quantizer

A 4-, 8-, 16- or 32-level non-uniform mid-rise adaptive quantizer is used to quantize the difference signal $d(k)$. Prior to quantization, $d(k)$ is converted to a base 2 logarithmic representation and scaled by $y(k)$ which is computed by the scale factor adaptation block. The normalized input/output characteristic (infinite precision values) of the quantizer is given in Tables 1/G.727 through 4/G.727 for the 16, 24, 32 and 40 kbit/s algorithms, respectively. Two, three, four or five binary digits are used to specify the quantized level representing $d(k)$ (the most significant bit represents the sign bit and the remaining bits represent the magnitude). The 2-, 3-, 4- or 5-bit quantizer output $I(k)$ forms the 16, 24, 32 or 40 kbit/s output signal and is also fed to the bit-masking block. $I(k)$ includes both the enhancement and core bits.

4.4 Bit masking

This block produces the core bits $I_c(k)$ by logically right-shifting the input signal $I(k)$ so as to mask the maximum droppable (least significant) bits. The number of bits to mask and the number of places to right shift depend on the embedded algorithm selected. For example, this block will mask the two least significant bits (LSB's) and shift the remaining bits two places to the right when the (4,2) algorithm is selected. The output of the bit-masking block $I_c(k)$ is fed to the inverse adaptive quantizer, the quantizer scale factor adaptation and the adaptation speed control blocks.

TABLE 1/G.727
Quantizer normalized input/output
Characteristic for 16 kbit/s embedded operation

Normalized quantizer input range $\log_2 d(k) - y(k)$	$ I(k) $ $ I_c(k) $	Normalized quantizer output $\log_2 d_q(k) - y(k)$
$(-\infty, 2.04)$	0	0.91
$[2.04, \infty)$	1	2.85

Note – In Tables 1/G.727 through 4/G.727, “[” indicates that the endpoint value is included in the range, and “(” or “)” indicates that the endpoint value is excluded from the range.

TABLE 2/G.727
Quantizer normalized input/output
Characteristic for 24 kbit/s embedded operation

Normalized quantizer input range $\log_2 d(k) - y(k)$	$ I(k) $ $ I_c(k) $	Normalized quantizer output $\log_2 d_q(k) - y(k)$
$(-\infty, 0.96)$	0	-0.09
$[0.96, 2.04)$	1	1.55
$[2.04, 2.78)$	2	2.40
$[2.78, \infty)$	3	3.09

TABLE 3/G.727

Quantizer normalized input/output
Characteristic for 32 kbit/s embedded operation

Normalized quantizer input range $\log_2 d(k) - y(k)$	$ I(k) $ $ I_c(k) $	Normalized quantizer output $\log_2 d_q(k) - y(k)$
$(-\infty, -0.05)$	0	-1.06
$[-0.05, 0.96)$	1	0.53
$[0.96, 1.58)$	2	1.29
$[1.58, 2.04)$	3	1.81
$[2.04, 2.42)$	4	2.23
$[2.42, 2.78)$	5	2.59
$[2.78, 3.16)$	6	2.95
$[3.16, \infty)$	7	3.34

TABLE 4/G.727

Quantizer normalized input/output
Characteristic for 40 kbit/s embedded operation

Normalized quantizer input range $\log_2 d(k) - y(k)$	$ I(k) $	Normalized quantizer output $\log_2 d_q(k) - y(k)$
$(-\infty, -1.05)$	0	-2.06
$[-1.05, -0.05)$	1	-0.48
$[-0.05, 0.54)$	2	0.27
$[0.54, 0.96)$	3	0.76
$[0.96, 1.30)$	4	1.13
$[1.30, 1.58)$	5	1.44
$[1.58, 1.82)$	6	1.70
$[1.82, 2.04)$	7	1.92
$[2.04, 2.23)$	8	2.13
$[2.23, 2.42)$	9	2.33
$[2.42, 2.60)$	10	2.51
$[2.60, 2.78)$	11	2.69
$[2.78, 2.97)$	12	2.87
$[2.97, 3.16)$	13	3.05
$[3.16, 3.43)$	14	3.27
$[3.43, \infty)$	15	3.56

4.5 Inverse adaptive quantizer

The inverse quantizer uses the core bits to compute a quantized version $d_q(k)$ of the difference signal using the scale factor $y(k)$ and Table 1/G.727, 2/G.727, 3/G.727 or 4/G.727 and then taking the antilog to the base 2 of the result. The estimated difference $s_e(k)$ is added to $d_q(k)$ to produce the reconstructed version $s_r(k)$ of the input signal. Table 1/G.727, 2/G.727, 3/G.727 or 4/G.727 will be applicable only when there are 2, 3, 4 or 5 bits, respectively, in the FF path.

4.6 Quantizer scale factor adaptation

This bloc computes $y(k)$, the scaling factor for the quantizer and the inverse quantizer. (The scaling factor $y(k)$ is also fed to the adaptation speed control block.) The inputs are the bit-masked output $I_c(k)$ and the adaptation speed control parameter $a_l(k)$.

The basic principle used in scaling the quantizer is bimodal adaptation:

- fast for signals (e.g., speech) that produce difference signals with large fluctuations,
- slow for signals (e.g., voiceband data, tones) that produce difference signals with small fluctuations.

The speed of adaptation is controlled by a combination of fast and slow scale factors.

The fast (unlocked) scale factor $y_u(k)$ is recursively computed in the base 2 logarithmic domain from the resultant logarithmic scale factor $y(k)$:

$$y_u(k) = (1 - 2^{-5}) y(k) + 2^{-5} W[I_c(k)] \quad (4-2)$$

where

$y_u(k)$ is limited by $1.06 \leq y_u(k) \leq 10.00$.

For 2-core-bit operation (1 sign bit), the discrete function $W[I_c(k)]$ is defined as follows (infinite precision values):

$ I_c(k) $	1	0
$W[I_c(k)]$	27.44	-1.38

For 3-core-bit operation (1 sign bit), the discrete function $W[I_c(k)]$ is defined as follows (infinite precision values):

$ I_c(k) $	3	2	1	0
$W[I_c(k)]$	36.38	8.56	1.88	-0.25

For 4-core-bit (1 sign bit) operation, the discrete function $W[I_c(k)]$ is defined as follows (infinite precision values):

$ I_c(k) $	7	6	5	4	3	2	1	0
$W[I_c(k)]$	69.25	21.25	11.50	6.13	3.13	1.69	0.25	-0.75

The factor $(1 - 2^{-5})$ introduces finite memory into the adaptive process so that the states of the encoder and decoder converge following transmission errors.

The slow (locked) scale factor $y_l(k)$ is derived from $y_u(k)$ with a low pass filter operation:

$$y_l(k) = (1 - 2^{-6}) y_l(k-1) + 2^{-6} y_u(k) \quad (4-3)$$

The fast and slow scale factors are then combined to form the resultant scale for:

$$y(k) = a_l(k) y_u(k-1) + [1 - a_l(k)] y_l(k-1) \quad (4-4)$$

where

$$0 \leq a_l(k) \leq 1.$$

4.7 Adaptation speed control

The controlling parameter $a_l(k)$ can assume values in the range $[0, 1]$. It tends towards unity for speech signals and towards zero for voiceband data signals. It is derived from a measure of the rate-of-change of the difference signal values.

Two measures of the average magnitude of $I_c(k)$ are computed:

$$d_{ms}(k) = (1 - 2^{-5}) d_{ms}(k-1) + 2^{-5} F[I_c(k-1)] \quad (4-5)$$

and

$$d_{ml}(k) = (1 - 2^{-7}) d_{ml}(k-1) + 2^{-7} F[I_c(k-1)] \quad (4-6)$$

where

$F[I_c(k)]$ is defined by

$ I_c(k) $	1	0
$F[I_c(k)]$	7	0

for 2-core-bit (1 sign bit) operation; or

$ I_c(k) $	3	2	1	0
$F[I_c(k)]$	7	2	1	0

for 3-core-bit (1 sign bit) operation; or

$ I_c(k) $	7	6	5	4	3	2	1	0
$F[I_c(k)]$	7	3	1	1	1	0	0	0

for 4-core-bit (1 sign bit) operation.

Thus, $d_{ms}(k)$ is a relatively short term average of $F[I_c(k)]$ and $d_{ml}(k)$ is a relatively long term average of $F[I_c(k)]$.

Using these two averages, the variable $a_p(k)$ is defined:

$$a_p(k) = \begin{cases} (1 - 2^{-4}) a_p(k-1) + 2^{-3}, & \text{if } |d_{ms}(k) - d_{ml}(k)| \geq 2^{-3} d_{ml}(k) \\ (1 - 2^{-4}) a_p(k-1) + 2^{-3}, & \text{if } y(k) < 3 \\ (1 - 2^{-4}) a_p(k-1) + 2^{-3}, & \text{if } t_d(k) = 1 \\ 1, & \text{if } t_r(k) = 1 \\ (1 - 2^{-4}) a_p(k-1), & \text{otherwise} \end{cases} \quad (4-7)$$

Thus, $a_p(k)$ tends towards the value 2 if the difference between $d_{ms}(k)$ and $d_{ml}(k)$ is large (average magnitude $I_c(k)$ changing), for an idle channel [indicated by $y(k) < 3$] or for partial band (indicated by $t_d(k) = 1$ as described in § 4.9) signals. The value of $a_p(k)$ tends towards the value 0 if the difference is small [average magnitude of $I_c(k)$ relatively constant]. Note that $a_p(k)$ is set to one upon detection of a partial band signal transition [indicated by $t_r(k) = 1$, see § 4.9].

$a_p(k-1)$ is then limited to yield $a_l(k)$ used in equation (4-4) above:

$$a_l(k) = \begin{cases} 1, & a_p(k-1) > 1 \\ a_p(k-1), & a_p(k-1) \leq 1 \end{cases} \quad (4-8)$$

This asymmetrical limiting has the effect of delaying the start of a fast to slow state transition until the absolute value of $I_c(k)$ remains constant for some time. This tends to eliminate premature transitions for pulsed input signals such as switched carrier voiceband data.

4.8 Adaptive predictor and feedback reconstructed signal calculator

The primary function of the adaptive predictor is to compute the signal estimate $s_e(k)$ from the quantized difference signal $d_q(k)$. Two adaptive predictor structures are used, a sixth order section that models zeroes and a second order section that models poles in the input signal. This dual structure effectively caters for the variety of input signals which might be encountered.

The signal estimate is computed by:

$$s_e(k) = \sum_{i=1}^2 a_i(k-1) s_r(k-i) + s_{ez}(k) \quad (4-9)$$

where

$$s_{ez}(k) = \sum_{i=1}^6 b_i(k-1) d_q(k-i)$$

and the reconstructed signal is defined as

$$s_r(k-i) = s_e(k-i) + d_q(k-i)$$

Both sets of predictor coefficients are updated using a simplified gradient algorithm.

For the second order predictor:

$$a_1(k) = (1 - 2^{-8}) a_1(k-1) + (3 \cdot 2^{-8}) \operatorname{sgn} [p(k)] \operatorname{sgn} [p(k-1)] \quad (4-10)$$

$$a_2(k) = (1 - 2^{-7}) a_2(k-1) + 2^{-7} \{ \operatorname{sgn} [p(k)] \operatorname{sgn} [p(k-2)] - f[a_1(k-1)] \operatorname{sgn} [p(k)] \operatorname{sgn} [p(k-1)] \} \quad (4-11)$$

where

$$p(k) = d_q(k) + s_{ez}(k)$$

$$f(a_1) = \begin{cases} 4a_1, & |a_1| \leq 2^{-1} \\ 2\text{sgn}(a_1), & |a_1| > 2^{-1} \end{cases}$$

and $\text{sgn}[0] = 1$, except $\text{sgn}[p(k-i)]$ is defined to be 0 only if $p(k-i) = 0$ and $i = 0$; with the stability constraints;

$$|a_2(k)| \leq 0.75 \text{ and } |a_1(k)| \leq 1 - 2^{-4} - a_2(k)$$

If $t_r(k) = 1$ (see § 4.9), then $a_1(k) = a_2(k) = 0$.

For the sixth order predictor:

$$b_i(k) = (1 - 2^{-8}) b_i(k-1) + 2^{-7} \text{sgn}[d_q(k)] \text{sgn}[d_q(k-i)] \quad (4-12)$$

for $i = 1, 2, \dots, 6$.

If $t_r(k) = 1$ (see § 4.9), then $b_1(k) = b_2(k) = \dots = b_6(k) = 0$.

As above, $\text{sgn}[0] = 1$, except $\text{sgn}[d_q(k-i)]$ is defined to be 0 only if $d_q(k-i) = 0$ and $i = 0$. Note that $b_i(k)$ is implicitly limited to ± 2 .

4.9 Tone and transition detector

In order to improve performance for signals originating from Frequency Shift Keying (FSK) modems operating in the character mode, a two-step detection process is defined. First, partial band signal (e.g. tone) detection is invoked so that the quantizer can be driven into the fast mode of adaptation:

$$t_d(k) = \begin{cases} 1, & a_2(k) < -0.71875 \\ 0, & \text{otherwise} \end{cases} \quad (4-13)$$

In addition, a transition from a partial band signal is defined so that the predictor coefficients can be set to zero and the quantizer can be forced into the fast mode of adaptation:

$$t_r(k) = \begin{cases} 1, & a_2(k) < -0.71875 \text{ and } |d_q(k)| > 24 \cdot 2^{y_l(k)} \\ 0, & \text{otherwise} \end{cases} \quad (4-14)$$

5 ADPCM decoder principles

Figure 3/G.727 is a block schematic of the decoder. A functional description of each block is given in §§ 5.1 to 5.10 below. There is an FB path and an FF path. The FB path uses the core bits to calculate the signal estimate. The FF path contains the core and enhanced bits and reconstructs the output PCM code word.



FIGURE 3/G.727
Decoder block schematic

5.1 Bit masking

The function of this block is described in § 4.4.

5.2 Feedback inverse adaptive quantizer

The function of this block is described in § 4.5.

5.3 Feed-forward inverse adaptive quantizer

A quantized difference signal $d_q(k)$ of the difference signal is produced from the input $I'(k)$ which contains the core and enhanced bits.

5.4 Quantizer scale factor adaptation

The function of this block is described in § 4.6.

5.5 Adaptation speed control

The function of this block is described in § 4.7.

5.6 Adaptive predictor and feedback reconstructed signal calculator

The functions of this block are described in § 4.8.

5.7 Feed-forward reconstructed signal calculator

This block receives input from the FF inverse adaptive quantizer and the adaptive predictor to reconstruct the uniform PCM signal that is fed to the PCM format conversion block.

5.8 Tone and transition detector

The function of this block is described in § 4.9.

5.9 Output PCM format conversion

This block converts the reconstructed uniform PCM signal $s_r(k)_{FF}$ into an A-law or μ -law PCM signal $s_p(k)$ as required.

5.10 Synchronous coding adjustment

The synchronous coding adjustment prevents cumulative distortion occurring on synchronous tandem codings (ADPCM-PCM-ADPCM, etc., digital connections) for:

- error-free transmission,
- instances when the embedded ADPCM and intermediate 64 kbit/s PCM bit streams are not disturbed by digital signal processing devices.

If the coder and decoder have different initial conditions, as may occur after switching for example, then the synchronous tandeming may take time to establish. Furthermore, if this property is disturbed or not acquired initially, then it may be recovered for those signals of sufficient level with spectra that occupy the majority of the 200 to 3400 Hz band (e.g., speech, 4800 bit/s voiceband data).

When a decoder is synchronously connected to an encoder, the synchronous coding adjustment block estimates quantization in the encoder. If all state variables in both the decoder and encoder have identical values and there are no transmission errors, the forced equivalence of both feed-forward quantizer output sequences for all values of k guarantees the non-accumulation of distortion.

This is accomplished by first converting the A-law or μ -law signal $s_p(k)$ to a uniform PCM signal $s_{lx}(k)$ and then computing a difference signal $d_x(k)$:

$$d_x(k) = s_{lx}(k) - s_e(k) \quad (5-1)$$

The difference signal $d_x(k)$ is then examined to see if it falls in the ADPCM quantizer decision interval determined by $I(k)$ and $y(k)$. The signal $s_d(k)$ is then defined as follows:

$$s_d(k) = \begin{cases} s_p^+(k), & d_x(k) < \text{lower interval boundary} \\ s_p^-(k), & d_x(k) \geq \text{upper interval boundary} \\ s_p(k), & \text{otherwise} \end{cases} \quad (5-2)$$

where

$s_d(k)$: the output PCM code word of the decoder;

$s_p^+(k)$: the PCM code word that represents the next more positive PCM output level (when $s_p(k)$ represents the most positive output level, then $s_p^+(k)$ is constrained to be the value $s_p(k)$);

$s_p^-(k)$: the code word that represents the next more negative PCM output level (when $s_p(k)$ represents the most negative output level, then $s_p^-(k)$ is constrained to be the value $s_p(k)$).

6 Computational details

Computational details for each of the encoder and decoder elements are provided in §§ 6.1 and 6.2.

Proper timing for the encoder and decoder is obtained by executing all of the delay blocks simultaneously and proceeding to calculate the signals which can be derived using this information. For example, the Signal Estimate (SE) of Figure 10/G.727 is calculated using delay values and then SE is used as shown in Figure 4/G.727.

6.1 Input and output signals

Table 5/G.727 defines the input and output signals for the encoder and decoder. Table 6/G.727 defines control variables for the algorithm.

An optional signal R represents a reset function that sets all internal memory elements to a specified condition so that an encoder or decoder can be forced into a known state. For applications that require an immediate reset function (e.g. digital circuit multiplication equipment), the reset is mandatory, not optional.

TABLE 5/G.727
Input and output signals

ENCODER			
	Name	Number of bits	Description
Input	S	8	PCM input word
Input	LAW	1	PCM law select, 0 = μ -law, 1 = A-law
Input	R (optional)	1	Reset
Output	I	E + C	C = core bits, E = Enhancement bits
DECODER			
	Name	Number of bits	Description
Input	I'	C + E	C = core bits, E = Enhancement bits
Input	LAW	1	PCM law select, 0 = μ -law, 1 = A-law
Input	R (optional)	1	Reset
Output	SD	8	Decoder PCM output word

TABLE 6/G.727

Control variables

Coding rate kbit/s	Core bits (C)	Enhancement bits (E)
16	2	0
24	2	1
	3	0
32	2	2
	3	1
	4	0
40	2	3
	3	2
	4	1

Note – For 16-kbit/s, 24-kbit/s and 32 kbit/s operation, E = 0 corresponds to the algorithm at higher rates with all the enhancement bits dropped. For 40-kbit/s operation, E = 0 is invalid because no higher rate embedded algorithm has been defined.