JEDEC STANDARD

Board Level Cyclic Bend Test Method for Interconnect Reliability Characterization of SMT ICs for Handheld Electronic Products

JESD22B113A

(revision of JESD22-B113, March 2006)

SEPTEMBER 2012

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



Documents
Document Sharing Hub

Full document details: JEDEC JESD22-B113A 2012

NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2012
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

This document may be downloaded free of charge; however JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

Documents
Document Sharing Hub

Full document details: JEDEC JESD22-B113A 2012

PLEASE!

DON'T VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

or refer to www.jedec.org under Standards-Documents/Copyright Information.

Documents
Document Sharing Hub

Full document details: JEDEC JESD22-B113A 2012

Documents
Document Sharing Hub

Full document details: JEDEC JESD22-B113A 2012

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

Background

Printed circuit board assemblies experience various mechanical loading conditions during assembly and use. The repeated flexing (cyclic bending) of board during various assembly and test operations and in actual use can cause electrical failures due to circuit board and trace cracks, solder interconnects cracks, and the SMT IC cracks. Although the number of repeated bend cycles are small during assembly (e.g., handling between various assembly operations, In-circuit Testing, final assembly in product casing), the magnitude of flexure can be very significant. On the other hand, the actual use conditions such as repeated key-presses in mobile phone can result in a large number of repeated bend cycles during the life of the product, albeit at a lower magnitude.

Since SMT IC manufacturers and suppliers cannot evaluate their package performance on actual final products, a board level test method is needed to evaluate the performance of SMT ICs due to repeated bending of board and compare their performance with other SMT ICs.

Documents
Document Sharing Hub

Full document details: JEDEC JESD22-B113A 2012

Documents
Document Sharing Hub

Full document details: JEDEC JESD22-B113A 2012

BOARD LEVEL CYCLIC BEND TEST METHOD FOR INTERCONNECT RELIABILITY CHARACTERIZATION OF SMT ICS FOR HANDHELD ELECTRONIC PRODUCTS

(From JEDEC board Ballot, JCB-12-37, formulated under the cognizance of the JC-14.1 Subcommittee on Reliability Test Methods for Packaged Devices.)

1 Scope

The Board Level Cyclic Bend Test Method is intended to evaluate and compare the performance of SMT ICs in an accelerated test environment for handheld electronic products applications. The purpose is to standardize the test methodology to provide a reproducible performance assessment of SMT ICs while duplicating the failure modes normally observed during product level test. This is not a SMT IC qualification test and is not meant to replace any product level test that may be needed to qualify a specific product and assembly.

Correlation between test and field conditions is not yet fully established. Consequently, the test procedure is presently more appropriate for relative SMT IC performance than for use as a pass/fail criterion. However, to do comparisons care must be taken to have the same test variables used, such as SMT IC configuration and size.

This publication assumes a surface mount device such as BGAs, LGAs (excluding sockets and connectors), TSOP, and CSPs. Discrete SMT devices, e.g., capacitors, resistors, etc., are outside the scope of this test method. Furthermore, this test method is only applicable for handheld products applications where cyclic bending due to repeated key-press operations is a concern. The size of surface mount device is limited to 15 mm x 15 mm maximum.

2 Apparatus

- Any cyclic bend test apparatus that can cause a repeated bending of printed wiring boards at 1 to 3 Hz cyclic frequency for up to 200,000 cycles with maximum cross-head displacement of 4 mm. The cross-head displacement accuracy shall be +/- 5% of the maximum displacement.
- Strain monitoring equipment with minimum sample rate of at least 10 times the cyclic bending frequency with simultaneous sampling of all channels. The specific requirements for data recording are described in section 10.3. The strain monitoring equipment shall be as per IPC/JEDEC-9704 guidelines.
- Resistance monitoring equipment able to detect electrical failures as per the criteria defined in this standard. The sample rate of resistance monitoring equipment shall be at least 10 times the cyclic bending frequency with simultaneous sampling of all channels.
- A system which monitors both PCB strain and electrical resistance of daisy chain nets at the same sampling rate is preferred, but not required.

Document Sharing Hub
Full document details: JEDEC JESD22-B113A 2012