

JEDEC STANDARD

Compute Express Link (CXL™) Memory Module Reference Base Standard

JESD317

March 2023

JEDEC SOLID STATE TECHNOLOGY ASSOCIATION



NOTICE

JEDEC standards and publications contain material that has been prepared, reviewed, and approved through the JEDEC Board of Directors level and subsequently reviewed and approved by the JEDEC legal counsel.

JEDEC standards and publications are designed to serve the public interest through eliminating misunderstandings between manufacturers and purchasers, facilitating interchangeability and improvement of products, and assisting the purchaser in selecting and obtaining with minimum delay the proper product for use by those other than JEDEC members, whether the standard is to be used either domestically or internationally.

JEDEC standards and publications are adopted without regard to whether or not their adoption may involve patents or articles, materials, or processes. By such action JEDEC does not assume any liability to any patent owner, nor does it assume any obligation whatever to parties adopting the JEDEC standards or publications.

The information included in JEDEC standards and publications represents a sound approach to product specification and application, principally from the solid state device manufacturer viewpoint. Within the JEDEC organization there are procedures whereby a JEDEC standard or publication may be further processed and ultimately become an ANSI standard.

No claims to be in conformance with this standard may be made unless all requirements stated in the standard are met.

Inquiries, comments, and suggestions relative to the content of this JEDEC standard or publication should be addressed to JEDEC at the address below, or refer to www.jedec.org under Standards and Documents for alternative contact information.

Published by
©JEDEC Solid State Technology Association 2023
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107

JEDEC retains the copyright on this material. By downloading this file the individual agrees not to charge for or resell the resulting material.

PRICE: Contact JEDEC

Printed in the U.S.A.
All rights reserved

DO NOT VIOLATE
THE
LAW!

This document is copyrighted by JEDEC and may not be
reproduced without permission.

Organizations may obtain permission to reproduce a limited number of copies
through entering into a license agreement. For information, contact:

JEDEC Solid State Technology Association
3103 North 10th Street
Suite 240 South
Arlington, VA 22201-2107
<https://www.jedec.org/contact>

This page intentionally left blank

COMPUTE EXPRESS LINK (CXL™) MEMORY MODULE REFERENCE BASE STANDARD**Contents**

	Page
1 Scope	1
1.1 Module Reference Standard.....	1
1.2 CMM Basic Block Architecture	2
2 Mechanical Specifications	3
2.1 CMM Base Reference A: EDSFF E1.S	3
2.2 CMM Base Reference B: EDSFF E3.S 2T	3
2.3 CMM Base Reference C: EDSFF E3.S 1T	3
3 Pinout and Electrical Specification	5
3.1 Pin Description and Assignment.....	5
3.2 Electrical Specifications.....	8
4 Protocol Requirements	8
4.1 Protocol Requirements.....	8
5 Power and Thermal Requirements	9
5.1 Power Classes	9
5.1 Thermal Guidelines.....	9
6 Environmental Requirements.....	10
6.1 Module Environmental Requirements	10

Contents (cont'd)

List of Figures

	Page
Figure 1 — CMM Basic Block Architecture	2
Figure 2 — Example E1.S form factor	3
Figure 3 — Example E3.S form factor	4

List of Tables

	Page
Table 1 — JEDEC CMM Attributes – Quick Reference	2
Table 2 — CMM Signal Description: Ref A and B.....	5
Table 3 — CMM Pinout: Ref A and B	7
Table 4 — Power Classes	9
Table 5 — Environmental Requirement Parameters	10

sobco