

4.4.4 – 72 PIN DRAM SO-DIMM FAMILY

CAPACITY—512K, 1M, 2M, 4M, 8M, 16M, 32M, & 64M WORDS OF 32, OR 36 BITS

DATA CONFIGURATIONS—Two DATA Word configurations are defined:

—32 BIT

—36 BIT

CONFIGURATION—3 Different Configurations are defined using various combinationa of X4, X8, X9 memory devices.

LOGIC FEATURES—The modules contain “PRESENCE DETECT” features that consist of output pins in the PDn field that supply encoded values that define the storage capacity, configuration, data word configuration, refresh mode, and speed of the module.

VDD CHOICE—The choice of VDD value will be determined by the memory device used and defined by a mechanical interlock KEY

ENHANCEMENTS: In Release 6 Refresh was defined and new configurations were added.

PACKAGE—72 PIN JEDEC SO-DIMM MEMORY MODULE

PIN ASSIGNMENTS AND PD TABLES—Figs. 4.4.4-A

CAPACITY / DEVICE CONFIGURATION TABLE—Fig. 4.4.4-A

CONFIGURATION BLOCK DIAGRAM—Figs. 4.4.4-B through 4.4.4-D

PIN NAME	PIN #	PIN #	PIN NAME
VSS	1	2	DQ0
DQ1	3	4	DQ2
DQ3	5	6	DQ4
DQ5	7	8	DQ6
DQ7	9	10	&VDD
PD1	11	12	A0
A1	13	14	A2
A3	15	16	A4
A5	17	18	A6
A10	19	20	@ DQ8, NC
DQ9	21	22	DQ10
DQ11	23	24	DQ12
DQ13	25	26	DQ14
DQ15	27	28	A7
A11	29	30	&VDD
A8	31	32	A9
RE3	33	34	$\overline{\text{RE}}2$
DQ16	35	36	@ DQ17, NC
DQ18	37	38	DQ19
VSS	39	40	$\overline{\text{CE}}0$
$\overline{\text{CE}}2$	41	42	$\overline{\text{CE}}3$
$\overline{\text{CE}}1$	43	44	$\overline{\text{RE}}0$
$\overline{\text{RE}}1$	45	46	A12
$\overline{\text{W}}$	47	48	A13
DQ20	49	50	DQ21
DQ22	51	52	DQ23
DQ24	53	54	DQ25
@ DQ26, NC	55	56	DQ27
DQ28	57	58	DQ29
DQ31	59	60	DQ30
&VDD	61	62	DQ32
DQ33	63	64	DQ34
@ DQ35, NC	65	66	PD2
PD3	67	68	PD4
PD5	69	70	PD6
PD7	71	72	VSS

TOP VIEW

PRESENCE DETECT TRUTH TABLE								Ave Refresh Interval (µS)	
MOD CONFIG	DEVICE	ADDR		PD4	PD3	PD2	PD1		
		ROW	COL	Pin 68	Pin 67	Pin 66	Pin 11	Normal	Long
NO MODULE				O	O	O	O		
512K X 32/36	512K X 8/9	10	9	O	S	S	S	15.6	125
1M X 32/36	512K X 8/9	10	9	S	S	S	S	15.6	125
1M X 32/36	1M X 2/4/16/18	10	10	O	S	S	O	15.6	125
1M X 32/36	1M X 16/18	12	8	O	O	S	O	15.6	31.2
2M X 32/36	1M X 2/4/16/18	10	10	S	S	S	O	15.6	125
2M X 32/36	1M X 16/18	12	8	S	O	S	O	15.6	31.2
2M X 32/36	2M X 8/9	11	10	O	S	O	S	15.6	62.4
4M X 32/36	2M X 8/9	11	10	S	S	O	S	15.6	62.4
4M X 32/36	4M X 2/4/16/18	12*	10*	O	S	O	O	15.6	31.2
	or	11*	11*						62.4
8M X 32/36	4M X 2/4/16/18	12*	10*	S	S	O	O	15.6	31.2
	or	11*	11*						62.4
8M X 32/36	8M X 8/9	12	11	O	O	S	S	15.6	31.2
16M X 32/36	8M X 8/9	12	11	S	O	S	S	15.6	31.2
16M X 32/36	16M X 2/4/16/18	13	11	O	O	O	S	15.6	TBD
32M X 32/36	16M X 2/4/16/18	13	11	S	O	O	S	15.6	TBD
32M X 32/36	32M X 8/9	TBD	TBD	O	S	S	S	TBD	TBD
64M X 32/36	32M X 8/9	TBD	TBD	S	S	S	S	TBD	TBD
64M X 32/36	64M X 2/4	TBD	TBD	O	S	S	O	TBD	TBD

* Indicates that 12/10 or 11/11 may be used on this assembly. The application must determine the appropriate addressing version or provide redundant (12/11) addressing to allow the use of either.

** The DRAM organization is provided for reference and clarification only. X2 implies X2 DRAM with 2 CEs. X4 can be either X4 or X4 with 4 CEs. X1 options are allowed if approved dimensions are met.

O = OPEN CIRCUIT (NO CONNECTION)

S = CONNECTED TO VSS

	PD6	PD5
SPEED (tRAC)	Pin 70	Pin 69
80 ns	S	O
70 ns	O	S
60 ns	O	O
50 ns	S	S
PD SPEED TABLE		

*SELF-REFRESH/LONG INTERVAL

&Note: This standard allows for the use of different values of VDD depending on the memory device requirements. A mechanical key is used to define the voltage as described in the package registration document, MO-160.

@ These Pins are NC for X32, and DQn for X36 modules

FIGURE 4.4.4–A
32 OR 36 BIT DRAM SO-DIMM PINOUT