

4.4.5 – 88 PIN DRAM SO-DIMM FAMILY

CAPACITY—512K TO 128M WORDS OF 32, OR 36 BITS

DATA CONFIGURATIONS—Two DATA Word configurations are defined: X32 & X36

CONFIGURATION—4 Different Configurations are defined using various combinations of X1, X4, X8, memory devices.

LOGIC FEATURES—The modules contain “PRESENCE DETECT” features that consist of output pins in the PDn field that supply encoded values that define the storage capacity, configuration, data word configuration, refresh mode, and speed of the module.

VDD CHOICE—The choice of VDD value will be determined by the memory device used and defined by a mechanical interlock KEY

PACKAGE—88 PIN JEDEC SO-DIMM MEMORY MODULE

PIN ASSIGNMENTS —Figs. 4.4.5-A

PD, CAPACITY / DEVICE CONFIGURATION TABLES—Fig. 4.4.5-B

CONFIGURATION BLOCK DIAGRAM—Figs. 4.4.5-C through 4.4.5-F




FIGURE 4.4.5-A
X32 and X36 DRAM SO-DIMM PINOUT

PRE0ENCE DETECT TRUTH TABLE							
MOD CONFIG	DEVICE	ADDR		PD14	PD13	PD12	PD11
		ROW	COL				
NO MODULE				1	1	1	1
512K X 32/36	512K X 8/9	10	9	1	0	0	0
1M X 32/36	512K X 8/9	10	9	0	0	0	0
1M X 32/36	1M X 1/4/16/18	10	10	1	0	0	1
1M X 32/36	1M X 16/18	12	8	1	0	1	0
2M X 32/36	1M X 1/4/16/18	10	10	0	0	0	1
2M X 32/36	1M X 16/18	12	8	0	0	1	0
2M X 32/26	2M X 1/2/8/9	11	10	1	0	1	1
4M X 32/36	2M X 1/2/8/9	11	10	0	0	1	1
4M X 32/36	4M X 4/16/18	12	10	1	1	0	0
4M X 32/36	4M X 1/4/16/18	11	11	1	1	0	1
8M X 32/36	4M X 4/16/18	12	10	0	1	1	1
8M X 32/36	4M X 1/4/16/18	11	11	0	1	0	1
8M X 32/36	8M X 1/2/8/9	12	11	1	1	1	0
16M X 32/36	8M X 1/2/8/9	12	11	0	1	1	0
16M X 32/36	16M X 1/4/16/18	13/12*	11/12*	1	0	0	0
32M X 32/36	16M X 1/4/16/18	13/12*	11/12*	0	0	0	0
32M X 32/36	32M X 1/2/8/9	TBD	TBD	1	0	0	1
64M X 32/36	32M X 1/2/8/9	TBD	TBD	0	0	0	1
64M X 32/36	64M X 1/4	TBD	TBD	1	0	1	0
128M X 32/36	64M X 1/4	TBD	TBD	0	0	1	0

NOTE 1 – * This addressing includes a redundant address to allow mixing of 13/11 and 12/12 devices.

NOTE 2 – The PDmn & IDn values given in the tables have the following significance:
1 = Driven to LOGIC HIGH for PD, OPEN CIRCUIT FOR ID
0 = Driven to LOGIC LOW for PD, SHORT TO VSS FOR ID

NOTE 3 – #The PDmn values are multiplexed onto the PDn pins under the control of $\overline{\text{PDE1}}$ and $\overline{\text{PDE2}}$ as follows:

PD11 $\Rightarrow$ PD14 to PD1 $\Rightarrow$ PD4 WITH $\overline{\text{PDE1}}$ = LOW

PD21 $\Rightarrow$ PD24 to PD1 $\Rightarrow$ PD4 WITH $\overline{\text{PDE2}}$ = LOW

NOTE4: This standard allows for the use of different values of VDD depending on the memory device requirements. A mechanical key is used to define the voltage as described in the package registration document.

&

	ID3
PARITY	
X32 NO–PAR.	0
X36 PARITY	1
PARITY STRUCTURE	

	ID2
REFRESH MODE	
NORMAL	0
SELF–REFRESH	1
REFRESH MODE	

	ID1
REFRESH	
NORMAL	0
SLOW	1
REFRESH PERIOD	

	PD24
ECC	
X32/X36 PARITY	1
X36 ECC	0
DATA STRUCTURE	

	PD23
MODE	
FAST PAGE	1
EDO/BURST EDO	0
DATA I/O MODE	

	PD22	PD21
SPEED (tRAC)	81	80
80 ns	0	1
70 ns	1	0
60 ns	1	1
50 ns	0	0
40 ns	0	1
PD SPEED TABLE		

FIGURE 4.4.5–B
X32 and X36 DRAM SO–DIMM PD and ID TRUTH TABLES
Release 6–7