

JEDEC PERFORMANCE STANDARD

**CONNECTOR PERFORMANCE STANDARDS
FOR OUTLINES OF SOLID STATE AND
RELATED PRODUCTS**

JEDEC PUBLICATION 95

PS-001A

240 Pin DDR3

(Double Data Rate 3, UDIMM)

JEDEC
SOLID STATE TECHNOLOGY ASSOCIATION

Date: OCTOBER 2007
Item: 11.14-109(S)

Issue: A

DISCLAIMER

THIS DOCUMENT IS PROVIDED "AS IS" WITH NO WARRANTIES WHATSOEVER, INCLUDING ANY WARRANTY OF MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR ANY PARTICULAR PURPOSE, OR ANY WARRANTY OTHERWISE ARISING OUT OF ANY PROPOSAL, SPECIFICATION OR SAMPLE. JEDEC disclaims all liability, including liability for infringement of any proprietary rights, relating to use of information in this document. No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted herein. Except that a license is hereby granted to copy and reproduce this document for internal use only.

This document is an intermediate draft for comment only and is subject to change without notice. Readers should not design products based on this document.

JEDEC retains the right to make changes to this document at any time, without notice. JEDEC makes no warranty for the use of this document and assumes no responsibility for any error, which may appear in the document, nor does it make a commitment to update the information contained herein.

*Other brands and names are the property of their respective owners.

240 Pin DDR3 UDIMM Performance Standard

Contents

1	Scope.....	1
2	Reference documents.....	1
3	Connector pinout.....	2
4	Mechanical drawings	3
4.1	Connector footprint.....	3
4.2	Connector outline	3
4.3	Module outline	3
5	Connector requirements.....	4
5.1	Mechanical requirements.....	4
5.2	AC electrical requirements.....	4
5.3	DC electrical requirements.....	5
5.4	AC electrical measurements	5
5.4.1	Loop inductance.....	6
5.4.2	Capacitance	6
5.4.3	Coupling coefficients.....	6
5.5	Environmental requirements	6
5.6	Other requirements	9
Annex A	Measurement of connenctor parastics	10
A.1	Required equipment.....	10
A.2	Test fixture and samples	10
A.3	Sample preparation.....	11
A.4	Network analyzer calibration.....	11
A.5	Measurement	13
A.5.1	DUT board parasitics	13
A.5.2	Connector capacitance and inductance.....	14
A.5.3	Mutual capacitance C_{12}	15
A.6	Derivation of equations	16
A.7	Report.....	18
ANNEX B	Difference between revisions	19
	Figure 4.1.1 – PCB Connector Footprint refer to JEDEC SO-007 for details.....	3
	Figure 4.2.1 – Connector Outline refer to JEDEC SO-007 for details.	3
	Figure 4.3.1 – Module Profile, refer to JEDEC MO-269 for details.....	3
	Figure 5.5.1 – System level shock and vibration test fixture, micro ATX.....	8
	Figure A.1 – DUT board PCB stackup	10
	Figure A.2 – DUT module PCB stackup	10
	Figure A.3 – Short-circuit module card	11
	Figure A.4 – 240 pin DUT board calibration structures.....	13
	Figure A.5 – 240 Pin Test board footprint illustration.....	14
	Figure A.6 – 240 Pin, Measure of mutual coefficients	15
	Figure A.7 - Equivalent circuit of two signal lines.	16
	Figure A.8 - VNA measurement of two open signal lines.	16
	Figure A.9 - VNA measurement of two short signal lines.	17
	Table A.1 - Sample measurement chart	18
	Table A.2 - Sample qualification output.	18

240 pin DDR3 UDIMM Performance Standard

1 Scope

The purpose of this document is to ensure form, fit, and function of the DDR3 connector. It contains the connector Mechanical and Electrical specifications and requirements. This document supersedes all other Intel DDR3 connector related documents.

NOTE S-parameter electrical specifications governed by JC45.5 document.

2 Reference documents

Document #	Document	Published date
MO-269B	JEDEC Document: MO (Module Outline)	May 2006
SO-007A	JEDEC Document: SO (Socket Outline)	July 2006
EIA-364D	Electrical Connector/Socket Test Procedures Including Environmental Classifications	July 2001
EIA-364-1000.01	Environmental Test Methodology for Assessing the Performance of Electrical Connectors and Sockets used in Business Office Applications	January 2001
JESD22-B-102D	JEDEC Document: Solderability	September 2004
Intel Raptor 3C	DDR3 Connector High Speed Electrical Test Procedure document	
GS-005A	Insertion, Extraction Force Gauge	July 2006

3 Connector pinout

Pin #	Pin #
1	Pin 121
2	Pin 122
3	Pin 123
4	Pin 124
5	Pin 125
6	Pin 126
7	Pin 127
8	Pin 128
9	Pin 129
10	Pin 130
11	Pin 131
12	Pin 132
13	Pin 133
14	Pin 134
15	Pin 135
16	Pin 136
17	Pin 137
18	Pin 138
19	Pin 139
20	Pin 140
21	Pin 141
22	Pin 142
23	Pin 143
24	Pin 144
25	Pin 145
26	Pin 146
27	Pin 147
28	Pin 148
29	Pin 149
30	Pin 150
31	Pin 151
32	Pin 152
33	Pin 153
34	Pin 154
35	Pin 155
36	Pin 156
37	Pin 157
38	Pin 158
39	Pin 159
40	Pin 160

Pin #	Pin #
41	Pin 161
42	Pin 162
43	Pin 163
44	Pin 164
45	Pin 165
46	Pin 166
47	Pin 167
48	Pin 168
Key	
Key	
Key	
Key	
49	Pin 169
50	Pin 170
51	Pin 171
52	Pin 172
53	Pin 173
54	Pin 174
55	Pin 175
56	Pin 176
57	Pin 177
58	Pin 178
59	Pin 179
60	Pin 180
61	Pin 181
62	Pin 182
63	Pin 183
64	Pin 184
65	Pin 185
66	Pin 186
67	Pin 187
68	Pin 188
69	Pin 189
70	Pin 190
71	Pin 191
72	Pin 192
73	Pin 193
74	Pin 194
75	Pin 195
76	Pin 196
77	Pin 197
78	Pin 198
79	Pin 199
80	Pin 200

Pin #	Pin #
81	Pin 201
82	Pin 202
83	Pin 203
84	Pin 204
85	Pin 205
86	Pin 206
87	Pin 207
88	Pin 208
89	Pin 209
90	Pin 210
91	Pin 211
92	Pin 212
93	Pin 213
94	Pin 214
95	Pin 215
96	Pin 216
97	Pin 217
98	Pin 218
99	Pin 219
100	Pin 220
101	Pin 221
102	Pin 222
103	Pin 223
104	Pin 224
105	Pin 225
106	Pin 226
107	Pin 227
108	Pin 228
109	Pin 229
110	Pin 230
111	Pin 231
112	Pin 232
113	Pin 233
114	Pin 234
115	Pin 235
116	Pin 236
117	Pin 237
118	Pin 238
119	Pin 239
120	Pin 240

4 Mechanical drawings

4.1 Connector footprint




Figure 4.1.1 — PCB Connector Footprint refer to JEDEC SO-007 for details

4.2 Connector outline




Figure 4.2.1 — Connector Outline refer to JEDEC SO-007 for details

4.3 Module outline




Figure 4.3.1 — Module Profile, refer to JEDEC MO-269 for details