

SEMI M1-0305

SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE SILICON WAFERS

This specification was technically approved by the Global Silicon Wafer Committee and is the direct responsibility of the North American Silicon Wafer Committee. Current edition approved by the North American Regional Standards Committee on November 4, 2005. Initially available at www.semi.org February 2005; to be published March 2005. Originally published in 1978; previously published July 2004.

NOTICE: This standard was completely rewritten in 2005.

Table of Contents

1 Purpose	3
2 Scope	3
3 Referenced Standards	4
4 Terminology	8
5 Ordering Information	8
6 Requirements	9
6.1 General Characteristics	9
6.2 Electrical Characteristics	20
6.3 Chemical Characteristics	20
6.4 Structural Characteristics	20
6.5 Wafer Preparation Characteristics	20
6.5.1 Wafer ID Marking	20
6.5.2 Other	21
6.6 Dimensional Characteristics	22
6.6.1 Dimensions and Fiducials	22
6.6.2 Edge Profile	22
6.6.3 Shape	31
6.6.4 Standard Wafer Categories	31
6.6.5 Flatness	31
6.6.6 Nanotopography	31
6.7 Front Surface Chemistry	31
6.8 Front and Back Surface Inspection Characteristics	31
7 Basic Specification Requirements	33
8 Sampling	35
9 Test Methods	35
10 Certification	35
11 Product Labeling	35
12 Packing and Shipping Container Labeling	36
Appendix 1 Flatness Decision Tree	37
A1-1 Scope	37
A1-2 Use of the Flatness Decision Tree	37
A1-3 Future Developments	39
Appendix 2 Shape Decision Tree	40
A2-1 Scope	40
A2-2 Use of the Shape Decision Tree	40
Related Information 1 Surface Metal Contamination	43
R1-1 Scope	43
R1-2 Suggested Allowable Surface Metal Contamination Levels for 1 μ m Geometries	43
R1-3 Test Methods	43
Related Information 2 Test Methods	44
R2-1 Scope	44
R2-2 Referenced Standards	44
R2-3 General Characteristics	45

R2-4 Electrical Characteristics	45
R2-5 Chemical Characteristics	46
R2-6 Structural Characteristics	46
R2-7 Dimensional Characteristics	46
R2-8 Front Surface Chemistry	48
R2-9 Surface Inspection Characteristics	48

List of Tables

Table 1 Silicon Wafer Specification Format for Order Entry, Parts 1 and 2	10
Table 2 Energy Ranges for Ion Implant Modeling	20
Table 3 Wafer Edge Profile Template Coordinates	24
Table 4 Dimensional Characteristics of 2 in. and 3 in. Polished Monocrystalline Silicon Wafers	25
Table 5 Dimensional Characteristics of 100 mm and 125 mm Polished Monocrystalline Silicon Wafers with Secondary Flat	26
Table 6 Dimensional Characteristics of 150 mm Polished Monocrystalline Silicon Wafers with Secondary Flat	27
Table 7 Dimensional Characteristics of 100 mm and 125 mm Polished Monocrystalline Silicon Wafers without Secondary Flat	28
Table 8 Dimensional Characteristics of 150 mm and 200 mm Polished Monocrystalline Silicon Wafers without Secondary Flat	29
Table 9 Dimensional Characteristics and Wafer ID Marking Requirements for Notched 200 mm and 300 mm Polished Monocrystalline Silicon Wafers	30
Table 10 Polished Wafer Defect Limits	32
Table 11 Basic Specification for 300 mm Polished Prime Silicon Wafers for the 130-nm Technology Node	33
Table A2-1 Variables in Shape Quantities	42
Table A2-2 Shape Code Summary	42
Table R1-1 Suggested Polished Wafer Surface Metal Contamination Limits Appropriate to Circuits and Devices with a Minimum Linewidth in the Range 0.8 μm to 1.2 μm	43

List of Figures

Figure 1 Fixed Quality Area	18
Figure 2 Orthogonal Misorientation of {111} Wafer	19
Figure 3 Optional A/N Code Field Location on Back Surface of Notched 300 mm Diameter Wafer (Category 1.15)	21
Figure 4 Secondary Flat Locations	22
Figure 5 Notch Dimensions	23
Figure 6 SEMI Edge Profile Template	23
Figure 7 Examples of Acceptable and Unacceptable Wafer Edge Profiles	24
Figure A1-1 Flatness Decision Tree	38
Figure A1-2 Scanner Site and Subsite Flatness Elements	39
Figure A1-3 Subsite Center near Boundaries of Site and FQA	39
Figure A2-1 Four Branches of the Shape Decision Tree	41

1 Purpose

1.1 Monocrystalline (single crystal) silicon wafers are utilized for essentially all integrated circuits and many other semiconductor devices. To permit common processing equipment to be used in multiple device fabrication lines, it is essential for the wafer dimensions to be standardized.

1.2 In addition, as technology advances to smaller and smaller dimensions for the elements of high density integrated circuits, it has become of interest to standardize additional properties of the wafers.

1.3 This specification provides the essential dimensional and certain other common characteristics of silicon wafers, including polished wafers as well as substrates for epitaxial and certain other kinds of silicon wafers.

2 Scope

2.1 These specifications cover ordering information and certain requirements for high-purity, monocrystalline polished silicon wafers used in semiconductor device and integrated circuit manufacturing or as substrates (or starting wafers) for other kinds of wafers, including epitaxial, annealed, and SOI wafers.

2.2 Dimensional requirements are provided for the following categories of polished wafers:

- Category 1.1 2 in. polished monocrystalline silicon wafers with secondary flat
- Category 1.2 3 in. polished monocrystalline silicon wafers with secondary flat
- Category 1.5 100 mm polished monocrystalline silicon wafers, 525 μm thick, with secondary flat
- Category 1.6 100 mm polished monocrystalline silicon wafers, 625 μm thick, with secondary flat
- Category 1.7 125 mm polished monocrystalline silicon wafers with secondary flat
- Category 1.8.1 150 mm polished monocrystalline silicon wafers with secondary flat and T/3 edge profile template
- Category 1.8.2 150 mm polished monocrystalline silicon wafers with secondary flat and T/4 edge profile template
- Category 1.9.1 200 mm notched polished monocrystalline silicon wafers with T/3 edge profile template
- Category 1.9.2 200 mm notched polished monocrystalline silicon wafers with T/4 edge profile template
- Category 1.10.1 200 mm flatted polished monocrystalline silicon wafers with T/3 edge profile template without secondary flat
- Category 1.10.2 200 mm flatted polished monocrystalline silicon wafers with T/4 edge profile template without secondary flat
- Category 1.11 100 mm flatted polished monocrystalline silicon wafers without secondary flat
- Category 1.12 125 mm flatted polished monocrystalline silicon wafers without secondary flat
- Category 1.13.1 150 mm flatted polished monocrystalline silicon wafers with T/3 edge profile template without secondary flat
- Category 1.13.2 150 mm flatted polished monocrystalline silicon wafers with T/4 edge profile template without secondary flat
- Category 1.15 300 mm notched polished monocrystalline silicon wafers

2.2.1 Values given for thickness, TTV, bow, and warp apply only to wafers prior to application of back surface films, extrinsic gettering treatments, or other thermal treatments.

2.2.2 The dimensional characteristics of Category 1.10.1, 1.10.2, 1.11, 1.12, 1.13.1, and 1.13.2 wafers specified in this document are identical with those specified in JEITA EM-3602, and the dimensional characteristics of Category 1.15 wafers are essentially equivalent with those specified in JEITA EM-3602.

2.3 A complete purchase specification requires that additional physical properties be specified along with test methods suitable for determining their magnitude. This standard provides a comprehensive listing of such properties and associated test methods. This listing provides a systematic basis for constructing the purchase specification for any kind of polished silicon wafer or substrate and is expected to be used for such purposes.

2.4 These specifications apply specifically to prime silicon wafers with at least one chem-mechanically polished surface. Ground, lapped, and unpolished wafers are not covered in this specification but this specification may provide guidance in connection with their procurement.

2.5 In addition, these specifications cover specification requirements for basic 300 mm diameter, double-side polished silicon wafers that are suitable for many advanced integrated circuit applications. If this kind of wafer is desired, physical properties other than those listed in the table of requirements shall not be included in the purchase specification.

2.6 These specifications do not cover the requirements for the following related silicon materials and wafers:

- Polycrystalline silicon (see SEMI M16 or JEITA EM-3601),
- Epitaxial wafers (see SEMI M2 or SEMI M11),
- Epitaxial wafers with buried layer (see SEMI M18),
- Test wafers (see SEMI M8),
- Premium wafers (see SEMI M24),
- Reclaimed wafers (see SEMI M38),
- Annealed wafers (see SEMI M57),
- SOI wafers (see SEMI M34, SEMI M41, SEMI M47, or JEITA EM-3603),
- Dielectrically isolated wafers (see SEMI M22), and
- Solar-grade silicon wafers (see SEMI M6).

They do, however, provide the ordering information for test, premium, and reclaimed wafers, as well as the ordering information for the polished substrates and starting wafers used to prepare epitaxial, annealed, and SOI wafers.

2.7 The complete EDI Code List for items in the Order Form appropriate to silicon wafers, including polished wafers and substrates, can be found in SEMI M18.

2.8 For referee purposes, U.S. customary units shall be used for wafers of 2 in. and 3 in. nominal diameters, and SI (system international, commonly called metric) units for 100 mm and larger diameter wafers.

NOTICE: This standard does not purport to address safety issues, if any, associated with its use. It is the responsibility of the user of this standard to establish appropriate safety and health practices and determine the applicability of regulatory or other limitations prior to use.

3 Referenced Standards

3.1 SEMI Standards

SEMI M2 — Specification for Silicon Epitaxial Wafers for Discrete Device Applications

SEMI M6 — Specification for Silicon Wafers for Use as Photovoltaic Solar Cells

SEMI M8 — Specification for Polished Monocrystalline Silicon Test Wafers

SEMI M11 — Specifications for Silicon Epitaxial Wafers for Integrated Circuit (IC) Applications

SEMI M12 — Specification for Serial Alphanumeric Marking of the Front Surface of Wafers

SEMI M13 — Specifications for Alphanumeric Marking of Silicon Wafers

SEMI M16 — Specification for Polycrystalline Silicon

SEMI M18 — Format for Silicon Wafer Specification Form for Order Entry

SEMI M20 — Practice for Establishing a Wafer Coordinate System

SEMI M24 — Specification for Polished Monocrystalline Silicon Premium Wafers

SEMI M26 — Guide for the Re-use of 100, 125, 150, and 200 mm Wafer Shipping Boxes Used to Transport Wafers

SEMI M33 — Test Method for the Determination of Residual Surface Contamination on Silicon Wafers by Means of Total Reflection X-Ray Fluorescence Spectroscopy (TXRF)

SEMI M34 — Guide for Specifying SIMOX Wafers

SEMI M35 — Guide for Developing Specifications for Silicon Wafer Surface Features Detected by Automated Inspection

SEMI M38 — Specification for Polished Reclaimed Silicon Wafers

SEMI M40 — Guide for Measurement of Surface Roughness of Planar Surfaces on Silicon Wafer

SEMI M41 — Specification of Silicon-on-Insulator (SOI) for Power Device/ICs

SEMI M43 — Guide for Reporting Wafer Nanotopography

SEMI M44 — Guide to Conversion Factors for Interstitial Oxygen in Silicon

SEMI M45 — Provisional Specification for 300 mm Wafer Shipping System

SEMI M47 — Specification for Silicon-on-Insulator (SOI) Wafers for CMOS LSI Applications

SEMI M53 — Practice for Calibrating Scanning Surface Inspection Systems Using Depositions of Monodisperse Polystyrene Latex Sphere on Unpatterned Semiconductor Wafer Surfaces

SEMI M57 — Guide for Specifying Silicon Annealed Wafers

SEMI M58 — Test Method for Evaluating DMA-Based Particle Deposition Systems and Processes

SEMI M59 — Terminology for Silicon Technology

SEMI MF26 — Test Methods for Determining the Orientation of a Semiconductive Single Crystal

SEMI MF28 — Test Methods for Minority-Carrier Lifetime in Bulk Germanium and Silicon by Measurement of Photoconductive Decay

SEMI MF42 — Test Methods for Conductivity Type of Extrinsic Semiconducting Materials

SEMI MF81 — Test Method for Measuring Radial Resistivity Variation on Silicon Wafers

SEMI MF84 — Test Method for Measuring Resistivity of Silicon Wafers with an In-Line Four-Point Probe

SEMI MF391 — Test Methods for Minority Carrier Diffusion Length in Extrinsic Semiconductors by Measurement of Steady-State Surface Photovoltage

SEMI MF523 — Practice for Unaided Visual Inspection of Polished Silicon Wafer Surfaces

SEMI MF525 — Test Method for Measuring Resistivity of Silicon Wafers Using a Spreading Resistance Probe

SEMI MF533 — Test Method for Thickness and Thickness of Variation of Silicon Wafers

SEMI MF534 — Test Method for Bow of Silicon Wafers

SEMI MF657 — Test Method for Measuring Warp and Total Thickness Variation on Silicon Wafers by Noncontact Scanning

SEMI MF671 — Test Method for Measuring Flat Length on Wafers of Silicon and Other Electronic Materials

SEMI MF673 — Test Methods for Measuring Resistivity of Semiconductor Slices or Sheet Resistance of Semiconductor Films with a Noncontact Eddy-Current Gage

SEMI MF847 — Test Methods for Measuring Crystallographic Orientation of Flats on Single Crystal Silicon Wafers by X-Ray Techniques

SEMI MF928 — Test Methods for Edge Contour of Circular Semiconductor Wafers and Rigid Disk Substrates

SEMI MF951 — Test Method for Determination of Radial Interstitial Oxygen Variation in Silicon Wafers

SEMI MF1049 — Practice for Shallow Etch Pit Detection on Silicon Wafers

SEMI MF1152 — Test Method for Dimensions of Notches on Silicon Wafers

SEMI MF1188 — Test Method for Interstitial Atomic Oxygen Content of Silicon by Infrared Absorption with Short Baseline

SEMI MF1239 — Test Method for Oxygen Precipitation Characteristics of Silicon Wafers by Measurement of Interstitial Oxygen Reduction

SEMI MF1366 — Test Method for Measuring Oxygen Concentration in Heavily Doped Silicon Substrates by Secondary Ion Mass Spectrometry

SEMI MF1388 — Test Method for Generation Lifetime and Generation Velocity of Silicon Material by Capacitance-Time Measurements of Metal-Oxide-Silicon (MOS) Capacitors

SEMI MF1390 — Test Method for Measuring Warp on Silicon Wafers by Automated Non-contact Scanning

SEMI MF1391 — Test Method for Substitutional Atomic Carbon Content of Silicon by Infrared Absorption

SEMI MF1451 — Test Method for Measuring Sori on Silicon Wafers by Automated Non-contact Scanning

SEMI MF1528 — Test Method for Measuring Boron Contamination in Heavily Doped *n*-Type Silicon Substrates by Secondary Ion Mass Spectrometry

SEMI MF1530 — Test Method for Measuring Flatness, Thickness, and Total Thickness Variation on Silicon Wafers by Automated Non-contact Scanning

SEMI MF1535 — Test Method for Carrier Recombination Lifetime in Silicon Wafers by Noncontact Measurement of Photoconductivity Decay by Microwave Reflectance

SEMI MF1617 — Test Method for Measuring Surface Sodium, Aluminum, Potassium, and Iron on Silicon and Epi Substrates by Secondary Ion Mass Spectrometry

SEMI MF1619 — Test Method for Measurement of Interstitial Oxygen Content of Silicon Wafers by Infrared Absorption Spectroscopy with *p*-Polarized Radiation Incident at the Brewster Angle

SEMI MF1726 — Practice for Analysis of Crystallographic Perfection of Silicon Wafers

SEMI MF1727 — Practice for Detection of Oxidation Induced Defects in Polished Silicon Wafers

SEMI MF1809 — Guide for Selection and Use for Etching Solutions to Delineate Structural Defects in Silicon

SEMI MF1982 — Test Methods for Analyzing Organic Contaminants on Silicon Wafer Surfaces by Thermal Desorption Gas Chromatography

SEMI MF2074 — Guide for Measuring Diameter of Silicon and Other Semiconductor Wafers

SEMI T1 — Specification for Back Surface Bar Code Marking of Silicon Wafers

SEMI T2 — Specification for Marking of Wafers with a Two-Dimensional Matrix Code Symbol

SEMI T3 — Specification for Wafer Box Labels

SEMI T6 — Procedure and Format for Reporting of Test Results by Electronic Data Interchange (EDI)

SEMI T7 — Specification for Back Surface Marking of Double-Side Polished Wafers with a Two-Dimensional Matrix Code Symbol

3.2 ASTM Standards¹

D 523 — Standard Test Method for Specular Gloss

E 122 — Standard Practice for Choice of Sample Size to Estimate the Average Quality of a Lot or Process

¹ ASTM International, 100 Barr Harbor Drive, West Conshohocken, Pennsylvania 19428-2959, USA. Telephone: 610.832.9585, Fax: 610.832.9555, Website: www.astm.org

3.3 JEITA (formerly JEIDA) Standards²

EM-3401 (43) — TERMINOLOGY OF SILICON WAFER FLATNESS

EM-3501 (18)— Standard Methods for Determining the Orientation of a Semiconductive Silicon Single Crystal

EM-3502 (53) — Test method for recombination lifetime in silicon wafers by measurement of photoconductivity decay by microwave reflectance

EM-3503 (56)— Standard test method for substitutional atomic carbon content of silicon by infrared absorption

EM-3504 (61) — Standard test method for interstitial atomic oxygen content of silicon by infrared absorption

EM-3601 — Standard Specification for Dimensional Properties of Silicon Wafers with Specular Surfaces

EM-3602 (27) — Standard specification for dimensional properties of silicon wafers with specular surfaces

EM-3603 — Standard of SOI wafers and metrology

3.4 JIS Standards³

H 0604 — Measuring of minority-carrier life time in silicon single crystal by photoconductive decay method

H 0607 — Determination of Conductivity Type in Germanium by Thermoelectromotive Method

H 0609 — Test methods of crystalline defects in silicon by preferential etch techniques

H 0611 — Methods of measurement of thickness, thickness variation and bow of silicon wafer

H 0614 — Visual inspection for silicon wafers with specular surfaces

H 0615 — Test method for determination of impurity concentrations in silicon crystal by photoluminescence spectroscopy

Z 8741 — Specular glossiness — Methods of measurement

3.5 DIN Standards⁴

50431 — Measurement of the Electrical Resistivity of Silicon or Germanium Single Crystals by Means of the Four-Point-Probe Direct Current Method with Collinear Four-Probe Array

50432 — Determination of the Conductivity Type of Silicon or Germanium by Means of Rectification Test or Hot-Probe

50433/1 — Determination of the Orientation of Single Crystals by Means of X-Ray Diffraction

50433/2 — Determination of the Orientation of Single Crystals by Means of Optical Reflection Figure

50433/3 — Determination of the Orientation of Single Crystals by Means of Laue Back Scattering

50434 — Determination of Crystal Defects in Monocrystalline Silicon Using Etching Techniques on {111} and {100} Surfaces

50435 — Determination of the Radial Resistivity Variation of Silicon or Germanium Slices by Means of a Four-Point-DC-Probe

50438/1 — Determination of Impurity Content in Silicon by Infrared Absorption: Oxygen

50438/2 — Determination of Impurity Content in Silicon by Infrared Absorption: Carbon

50440/1 — Measurement of Recombination Carrier Lifetime in Silicon Single Crystals by Means of Photoconductive Decay Method; Measurement on Bar-Shaped Test Samples

2 Japan Electronics and Information Technology Industries Association, 3rd floor, Mitsui Sumitomo Kaijo Bldg. Annex, 11, Kanda-Surugadai 3-chome, Chiyoda-ku, Tokyo 101-0062, Japan. Telephone: 81.3.3518.6434; Fax: 81.3.3295.8727; Website: www.jeita.or.jp

3 Japanese Industrial Standards, Available through the Japanese Standards Association, 1-24, Akasaka 4-Chome, Minato-ku, Tokyo 107-8440, Japan. Telephone: 81.3.3583.8005; Fax: 81.3.3586.2014 Website: www.jsa.or.jp

4 Deutsches Institut für Normung e.V., standards are available in both English and German editions from Beuth Verlag GmbH, Burggrafenstrasse 6, 10787 Berlin, Germany, Telephone: 49.30.2601-0, Fax: 49.30.2601.1263, Website: www.beuth.de

50441/1 — Determination of the Geometric Dimensions of Semiconductor Slices: Measurement of Thickness

50441/2 — Determination of the Geometric Dimensions of Semiconductor Slices: Testing of Edge Rounding

50441/3 — Measurement of the Geometric Dimensions of Semiconductor Slices; Determination of Flatness Deviation of Polished Slices by Means of Multiple Beam Interference

50441/4 — Determination of the Geometrical Dimensions of Semiconductor Slices: Diameter and Flat Depth of Slices

50443/1 — Recognition of Defects and Inhomogeneities in Semiconductor Single Crystals by X-Ray Topography: Silicon

50445 — Contactless Determination of the Electrical Resistivity of Semiconductor Wafers with the Eddy Current Method

3.6 ANSI Standards⁵

ANSI/ASQC Z1.4 — Sampling Procedures and Tables for Inspection by Attributes

ANSI/EIA 556-B — Outer Shipping Container Standard

3.7 ISO Standard⁶

ISO 14706 — Surface chemical analysis — Determination of surface elemental contamination on silicon wafers by total reflection X-ray fluorescence spectroscopy (TXRF)

NOTICE: Unless otherwise indicated, all documents cited shall be the latest published versions.

4 Terminology

4.1 Terms and acronyms associated with silicon wafers and silicon technology are listed and defined in SEMI M59.

5 Ordering Information

5.1 Purchase orders for silicon wafers furnished to this specification shall include the following items. These items are indicated on the Silicon Wafer Specification Format for Order Entry, Parts 1 and 2, shown in Table 1 with a ♦ symbol in the left-most column.

5.1.1 Growth Method.

5.1.2 Crystal Orientation.

5.1.3 Conductivity type.

5.1.4 Dopant.

5.1.5 Wafer surface orientation.

5.1.6 Resistivity.

5.1.7 Diameter.

5.1.8 Fiducial dimensions and orientation.

5.1.9 Edge profile.

5.1.10 Thickness and tolerance.

5.2 In addition, the purchase order must indicate the test method to be used in evaluating each of those items for which alternate test procedures exist.

5.3 The following items must also be included in the purchase order:

⁵ American National Standards Institute, New York Office: 25 West 43rd Street, New York, NY 10036, USA. Telephone: 212.642.4900, Fax: 212.398.0023, Website: www.ansi.org

⁶ International Organization for Standardization, ISO Central Secretariat, 1, rue de Varembe, Case postale 56, CH-1211 Geneva 20, Switzerland. Telephone: 41.22.749.01.11; Fax: 41.22.733.34.30 Website: www.iso.ch

5.3.1 Lot acceptance procedures.

5.3.2 Certification (if required).

5.3.3 Packing and shipping container labeling requirements.

5.4 Finally, many other characteristics may be specified in purchase orders for silicon wafers.

5.4.1 These shall be selected from the other items listed in the Silicon Wafer Specification Format for Order Entry, Parts 1 and 2 (see Table 1).

5.4.1.1 The parameter values provided in the requirements tables in §6 may be used to identify appropriate values in the specification without selecting a value for each line. However, even if these requirements table values are used, the desired test methodology must be selected in accordance with ¶5.2.

5.4.2 It is essential that all choices for the items selected to be specified be made in order not to have unspecified parameters that would lead to surprises between supplier and customer. This is particularly important in the specification of wafer site flatness, for which a variety of parameters must be selected as outlined in Appendix 1.

5.4.3 Of the various items listed, the following (listed in the order in which they appear in Table 1) are most often selected, especially for wafers to be used for advanced integrated circuit manufacture:

- nominal edge exclusion (to define the fixed quality area),
- structural characteristics,
- wafer ID marking,
- total thickness variation (TTV or GBIR),
- warp (and sometimes bow or sori),
- site flatness (SFQR), and
- localized light scatterers (LLS).

6 Requirements

6.1 General Characteristics

6.1.1 The crystal growth method shall be modified Czochralski (Cz), float zone (FZ), or magnetic Czochralski (MCz) as specified on the purchase order. In some cases, the supplier is given the option of selecting Cz or MCz.

6.1.1.1 If the Cz or MCz method is used for crystal growth, it may be permissible to utilize refined (previously melted) polysilicon in the growth charge; when this is the case, the appropriate box should be checked..

6.1.2 The crystal orientation shall be as specified on the purchase order. Usually either (100) or (111) is specified, but (110) is sometimes specified for polished wafers to be used for making SOI wafers. Occasionally, another orientation, such as (311) or (511), is specified.

6.1.3 The conductivity type shall be either *n* or *p*.

6.1.4 The dopant shall be specified to match the conductivity type. In general, boron (B) is used for *p*-type material, while phosphorus (P) is most commonly used for *n*-type material. For some applications, antimony (Sb) or arsenic (As) are used to obtain *n*-type wafers. For high power applications, neutron transmutation doping is often used to obtain high resistivity *n*-type wafers.

6.1.5 The nominal edge exclusion, *EE*, specifies the diameter of the fixed quality area (FQA), which is given by the nominal diameter minus 2·*EE* (see Figure 1). This quantity provides a center-referenced property.

Table 1 Silicon Wafer Specification Format for Order Entry, Parts 1 and 2

Part 1 General Information

ITEM	INFORMATION	Date:
Customer Name		
Purchase Order Number		
Line Number		
Item Number		
General Specification Number		
Revision Level		
Part Number/Revision		

Part 2 Polished Wafer or Substrate

ITEM		SPECIFICATION	MEASUREMENT METHOD
2-1. GENERAL CHARACTERISTICS (Note that ♦ indicates a required item for which a value or choice must be indicated in order to minimally specify a silicon wafer.)			
♦	2-1.1	Growth Method	[]Cz; []FZ; []MCz; []Supplier option of Cz or MCz
	2-1.2	Use of Refined Polysilicon	[]Permitted; []Not permitted
♦	2-1.3	Crystal Orientation	[](100); [](111); [](110); []Other: (specify) ()
♦	2-1.4	Conductivity Type	[]p; []n
♦	2-1.5	Dopant	[]B; []P; []Sb; []As; []Neutron Transmutation Doped; []Other: (specify) _____
	2-1.6	Nominal Edge Exclusion ^{#1} (See Figure 1)	[]2 mm; []3 mm; []5 mm; []Other: (specify) _____ mm
	2-1.7	Co-dopant in Crystal	[]None; []Nitrogen; []Carbon; []Nitrogen and Carbon; []Argon; []Other: (specify) _____
♦	2-1.8	Wafer Surface Orientation (with respect to crystal orientation, see item 2-1.3)	[]On-orientation: []0.00° ± 1.00°; []0.00° ± _____° []Off-orientation: []0.6° ± 0.4° []2.50° ± 0.50°; []4.00° ± 0.50°; []_____° ± _____°
	2-1.9	Orthogonal Misorientation (See Figure 2)	[] ±5° max; []Other: ±[]°, max

ITEM			SPECIFICATION	MEASUREMENT METHOD
2-2. ELECTRICAL CHARACTERISTICS (Note that ♦ indicates a required item for which a value or choice must be indicated in order to minimally specify a silicon wafer.)				
♦	2-2.1	Resistivity Measured at	Nominal [] ± Tolerance [] Ω·cm []Center Point; []Other: (specify)_____	[]SEMI MF84; [] SEMI MF673; []DIN 50431 []DIN50445; []Other: (specify)_____
	2-2.2	Radial Resistivity Variation (RRG)	Not greater than []%	SEMI MF81 Figure 1 – []A, []B, []C, []D; []DIN 50435; []Other: (specify)_____
	2-2.3	Resistivity Striations	Not greater than []%	[]SEMI MF525; []Other: (specify)_____
	2-2.4	Minority Carrier Lifetime	Greater than [] μs	SEMI MF28 []A, []B; SEMI MF391 []A, []B; []SEMI MF1388; []SEMI MF1535; []JEITA EM-3502; []JIS H 0604; []DIN 50440/1; []Other: (specify)_____
2-3. CHEMICAL CHARACTERISTICS				
	2-3.1	Oxygen Concentration (Values using the following Calibration Factor, see SEMI M44)	Nominal [] ± Tolerance []; [] × 10 ¹⁷ cm ⁻³ ; []ppma []IOC-88; [] Old ASTM; []New ASTM or Old DIN; [] Original JEITA; []Other: (specify)_____	IR (Interstitial): [] SEMI MF1188; [] SEMI MF1619; [] JEIDA EM-3504; [] DIN 50438-1; []Other: (specify)_____ SIMS (Total): [] SEMI MF1366; []GFA (Total)
	2-3.2	Radial Oxygen Variation	Not greater than []%	SEMI MF951 Plan []A1; []A2; []A3; []B; []B1; []C; []D; []Other: (specify)_____
	2-3.3	Carbon Concentration (Background, cf 2-1.7)	Not greater than [] []ppma; [] × 10 ¹⁶ cm ⁻³	[] SEMI MF1391; JEITA EM-3503; []DIN 50438/2; []Other: (specify)_____
	2-3.4	Boron Concentration in Heavily Doped n-type Silicon	Not greater than [] ppba	[]SEMI MF1528; []Other: (specify)_____
2-4. STRUCTURAL CHARACTERISTICS				
	2-4.1	Dislocation Etch Pit Density	[]Not greater than []/cm ²	[]SEMI MF1809; []JIS H 0609; []DIN 50434; []DIN 50443/1; []Other: (specify)_____
	2-4.2	Slip	[]None []Other: (specify)_____	[]SEMI MF1809; []JIS H 0609; []DIN 50434; []DIN 50443/1; []Other: (specify)_____
	2-4.3	Lineage	[]None []Other: (specify)_____	[]SEMI MF1809; []JIS H 0609; []DIN 50434; []DIN 50443/1; []Other: (specify)_____
	2-4.4	Twin Boundary	[]None []Other: (specify)_____	[]SEMI MF1809; []JIS H 0609; []DIN 50434; []DIN 50443/1; []Other: (specify)_____
	2-4.5	Swirl	[]Not greater than []% of wafer area	[]SEMI MF1809; []JIS H 0609; []DIN 50434; []DIN 50443/1; []Other: (specify)_____

ITEM		SPECIFICATION	MEASUREMENT METHOD
	2-4.6	Shallow Pits	Not greater than []/cm ²
	2-4.7	Oxidation Induced Stacking Faults (OSF)	Not greater than []/cm ²
	2-4.8	Oxide Precipitates, BMD	Range: [] to [] Unit: [] cm ⁻² ; [] cm ⁻³
	2-4.9	Interstitial Oxygen Reduction (Δ[O _i])	Range: [] to [] [] ppm; [] × 10 ¹⁷ cm ⁻³
	2-4.10	Bulk defects by X-ray topography	[] Density: _____ cm ⁻³
2-5. WAFER PREPARATION CHARACTERISTICS			
	2-5.1	Wafer ID Marking	[] None; [] SEMI M12; [] SEMI M13; [] SEMI T1; [] SEMI T2; [] SEMI T7; [] SEMI T7 + optional alphanumeric mark (see Figure 3); [] Other: (specify) _____
	2-5.2	Front Surface Thin Film(s)	[] None [] Description: _____
	2-5.3	Denuded Zone	[] None [] Description: _____
	2-5.4	Extrinsic Gettering	[] None [] Description: _____
	2-5.5	Backseal	[] None [] Description: _____
	2-5.6	Annealing	[] None [] Description: _____
	2-5.7	Edge Surface Condition	[] Ground; [] Etched; [] Polished ^{#2}
	2-5.8	Back Surface Condition	[] Supplier Option; [] Caustic Etched; [] Acid Etched; [] Polished ^{#2} (see Item 2-9.8 for required gloss level)
2-6. DIMENSIONAL CHARACTERISTICS (Note that ♦ indicates a required item for which a value or choice must be indicated in order to minimally specify a silicon wafer. THE ITEMS LISTED IN THIS SECTION MAY BE [] Specified According to Category 1. Polished Wafers (see Tables 4 through 9) OR SPECIFIED INDIVIDUALLY. If the items are specified according to a standard Category, the items marked with the symbol ➡ need not be entered individually.)			
♦ ➡	2-6.1	Diameter	[] Nominal [] ± Tolerance [] mm
♦ ➡	2-6.2	Fiducial Dimensions	Flat [] Length or [] Diameter: [] Nominal [] ± Tolerance [] mm [] Notch Dimensions (see Figure 5)



ITEM		SPECIFICATION	MEASUREMENT METHOD
◆↻	2-6.3	Primary Flat/Notch Orientation [] (crystal axis) [] $\pm$ ____°	[] SEMI MF847 (Flat); [] Other: (specify) _____
◆↻	2-6.4	Secondary Flat Length [] None; [] Other: ____ $\pm$ ____ mm	[] SEMI MF671; [] Other: (specify) _____
◆↻	2-6.5	Secondary Flat Location (see Figure 4) [] None; [] Other: (θ) ____°	
◆↻	2-6.6	Edge Profile [] (specify) _____	SEMI MF928: Method A [], Method B []; DIN 50441/2: Procedure 1 []; Procedure 2 []; [] Other: (specify) _____
◆↻	2-6.7	Thickness [] Nominal [] $\pm$ Tolerance [] μ m	[] SEMI MF533; [] SEMI MF1530; [] JIS H 0611; [] DIN 50441/1; [] Other: (specify) _____
↻	2-6.8	Total Thickness Variation (TTV) [] [] μ m, max.	[] SEMI MF533; [] SEMI MF657; [] SEMI MF1530; [] JIS H 0611; [] DIN 50441/1; [] Other: (specify) _____
↻	2-6.9	Bow [] [] μ m, max	[] SEMI MF534; [] JIS H 0611; [] Other: (specify) _____
↻	2-6.10	Warp [] [] μ m, max	[] SEMI MF657; [] SEMI MF1390; [] Other: (specify) _____
	2-6.11	Sori [] [] μ m, max	[] SEMI MF1451; [] JEITA EM-3401; [] Other: (specify) _____
	2-6.12	Flatness, Global Acronym: ^{#3} [] [] [] [] [] Value: [] μ m	[] SEMI MF1530; [] DIN 50441/3; [] JEITA EM-3401; [] Other: (specify) _____
	2-6.13	Flatness, Site Acronym: ^{#3} [] [] [] [] [] Value: Not greater than [] μ m Site Size ____ mm $\times$ ____ mm [] % Usable Area [] Include partial sites; [] Do not include partial sites Offset: x = [] mm, y = [] mm	[] SEMI MF1530; [] Other: (specify) _____
	2-6.14	Nanotopography [] SEMI M43 (specify conditions): _____	
2-7. FRONT SURFACE CHEMISTRY			
	2-7.1	Surface Metal Contamination	
	2-7.1.1	Sodium [] Not greater than [] $\times 10$ atoms/cm ²	[] ICP/MS; [] AAS; [] SEMI MF1617 (SIMS); [] Other: (specify) _____
	2-7.1.2	Aluminum [] Not greater than [] $\times 10$ atoms/cm ²	[] ICP/MS; [] AAS; [] SEMI MF1617 (SIMS); [] Other: (specify) _____

ITEM			SPECIFICATION	MEASUREMENT METHOD
	2-7.1.3	Potassium	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.1.4	Chromium	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.1.5	Iron	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.1.6	Nickel	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.1.7	Copper	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.1.8	Zinc	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.2	Other Surface Metals (List Separately)		
	2-7.2.1	_____	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.2.2	_____	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____
	2-7.2.3	_____	[]Not greater than [$\times 10$]atoms/cm ²	[]ICP/MS; []AAS; []SEMI MF1617 (SIMS); []SEMI M33 (TXRF);[]ISO 14706 (TXRF); []Other: (specify)_____

ITEM			SPECIFICATION	MEASUREMENT METHOD
	2-7.2.4	_____	[] Not greater than [$\times 10$] atoms/cm ²	[] ICP/MS; [] AAS; [] SEMI MF1617 (SIMS); [] SEMI M33 (TXRF); [] ISO 14706 (TXRF); [] Other: (specify) _____
	2-7.2.5	_____	[] Not greater than [$\times 10$] atoms/cm ²	[] ICP/MS; [] AAS; [] SEMI MF1617 (SIMS); [] SEMI M33 (TXRF); [] ISO 14706 (TXRF); [] Other: (specify) _____
	2-7.2.6	_____	[] Not greater than [$\times 10$] atoms/cm ²	[] ICP/MS; [] AAS; [] SEMI MF1617 (SIMS); [] SEMI M33 (TXRF); [] ISO 14706 (TXRF); [] Other: (specify) _____
	2-7.3	Surface Organics	[] Not greater than [] ng/cm ²	[] SEMI MF1982; [] Other: (specify) _____
2-8. FRONT SURFACE INSPECTION CHARACTERISTICS FOR ALL WAFER DIAMETERS, THE ITEMS LISTED IN THIS SECTION MAY BE SPECIFIED INDIVIDUALLY. ALTERNATIVELY, FOR WAFERS 150 mm OR LESS IN DIAMETER, WHICH CAN BE INSPECTED VISUALLY, THE ITEMS LISTED MAY BE [] Specified according to Table 10. If the items are specified according to Table 10, the items marked with the symbol ▼ need not be entered individually.				
▼	2-8.1	Scratches – Macro	[] None; [] Other: (specify) _____	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____
▼	2-8.2	Scratches – Micro	[] None; [] Other: (specify) _____	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____
▼	2-8.3	Pits	[] None; [] Other: (specify) _____	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____
▼	2-8.4	Haze	[] None; [] Other: (specify) _____	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____
▼	2-8.5	Localized Light Scatterers (LLS)	Size: $\geq$ [] μ m (LSE) Count: $\leq$ [] [] per wafer; [] per cm ² Size: $\geq$ [] μ m (LSE) Count: $\leq$ [] [] per wafer; [] per cm ² Size: $\geq$ [] μ m (LSE) Count: $\leq$ [] [] per wafer; [] per cm ² Size: $\geq$ [] μ m (LSE) Count: $\leq$ [] [] per wafer; [] per cm ² Size: $\geq$ [] μ m (LSE) Count: $\leq$ [] [] per wafer; [] per cm ²	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____
▼	2-8.6	Contamination/Area	[] None; [] Other: (specify) _____	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____
▼	2-8.7	Edge Chips and Indents	[] None; [] Other: (specify) _____	[] SEMI MF523; [] JIS H 0614; [] SSIS; ^{#4} [] Other: (specify) _____