

# SEMI M49-1016

## GUIDE FOR SPECIFYING GEOMETRY MEASUREMENT SYSTEMS FOR SILICON WAFERS FOR THE 130 nm TO 16 nm TECHNOLOGY GENERATIONS

This Standard was technically approved by the Silicon Wafer Global Technical Committee. This edition was approved for publication by the global Audits and Reviews Subcommittee on August 31, 2016. Available at [www.semiviews.org](http://www.semiviews.org) and [www.semi.org](http://www.semi.org) in October 2016; originally published November 2001; previously published October 2014.

### Table of Contents

|                                                                                       |    |
|---------------------------------------------------------------------------------------|----|
| 1 Purpose .....                                                                       | 2  |
| 2 Scope .....                                                                         | 2  |
| 3 Referenced Standards and Documents .....                                            | 2  |
| 3.1 SEMI Standards and Safety Guidelines .....                                        | 2  |
| 3.2 DIN Standards .....                                                               | 3  |
| 3.3 IEEE Standards .....                                                              | 4  |
| 3.4 ISO Standards .....                                                               | 4  |
| 3.5 JEITA Standards .....                                                             | 4  |
| 4 Terminology .....                                                                   | 4  |
| 5 Recommended Specification for Geometry Measurement Systems for Silicon Wafers ..... | 5  |
| 5.3 Generic Equipment Characteristics (Table 1) .....                                 | 5  |
| 5.4 Materials to be Measured (Table 2) .....                                          | 5  |
| 5.5 Metrology Specific Equipment Characteristics (Tables 3, 4 and 5) .....            | 5  |
| 6 Limited Reproducibility Tests .....                                                 | 7  |
| 6.1 General .....                                                                     | 7  |
| 6.2 Measurements .....                                                                | 8  |
| 6.3 Calculations .....                                                                | 8  |
| 7 Matching Tolerance Tests .....                                                      | 9  |
| 8 Related Documents .....                                                             | 9  |
| APPENDIX 1 .....                                                                      | 26 |

### List of Tables

|                                                                                                             |    |
|-------------------------------------------------------------------------------------------------------------|----|
| Table 1 Generic Equipment Characteristics .....                                                             | 9  |
| Table 2 Materials to be Measured .....                                                                      | 11 |
| Table 3 Metrology Specific Equipment Characteristics for 130, 90, and 65 nm Technology Generations .....    | 13 |
| Table 4 Metrology Specific Equipment Characteristics for 45, 32, 22, and 16 nm Technology Generations ..... | 17 |
| Table 5 Metrology Specific Equipment Characteristics for Edge Profile Measurement <sup>#1</sup> .....       | 23 |
| Table A1-1 Scaling Models Used in Table 3.1 for the Technology Nodes 130 to 65 nm .....                     | 26 |
| Table A1-2 Scaling Models Used in Table 4.1 for the Technology Nodes 45 to 16 nm .....                      | 26 |

## 1 Purpose

1.1 This Guide provides recommendations for specifying measurement systems for geometry and flatness of silicon wafers of the 130, 90, 65, 45, 32, 22, and 16 nm technology generation as anticipated by the International Technology Roadmap for Semiconductors (ITRS) and in the forecasts of the major manufacturers of semiconductor devices. Wafer parameters as defined by SEMI M1, SEMI M8, SEMI M11, SEMI M24, or SEMI M38 are specified by customers of silicon wafer suppliers and are usually part of Certificates of Compliance. Suppliers of silicon wafers and their customers might measure these parameters using equipment provided by different manufacturers of such equipment or using different generations of equipment of one supplier. Agreement on basic features and capability of such measurement systems improves data exchange and interpretation of data as well as procurement of appropriate measurement systems.

## 2 Scope

2.1 This Guide outlines and recommends basic specifications for systems for measuring geometry and flatness of silicon wafers of the 130, 90, 65, 45, 32, 22, and 16 nm technology generation.

2.2 This Guide applies to measurement systems used for verifying the quality parameters geometry and flatness in large scale production of bare polished or epitaxial silicon wafers the backside of which may be acid etched and/or covered by unpatterned, homogeneous layers of, for example, poly-Si or low temperature oxide (LTO). Artifacts (e.g., reference materials) for calibrating a measurement system might have different properties.

2.3 This Guide also applies to measurement systems that provide only a subset of the measurement features outlined in this Guide.

2.4 The Guide does not apply to measurement systems used to control intermediate process steps during Si wafer manufacturing. However, it may be completely or partly used for measurement systems for those applications provided corresponding constraints are appropriately identified.

2.5 The Guide also does not apply to measurement systems for SOI wafers or patterned wafers.

**NOTICE:** SEMI Standards and Safety Guidelines do not purport to address all safety issues associated with their use. It is the responsibility of the users of the Documents to establish appropriate safety and health practices, and determine the applicability of regulatory or other limitations prior to use.

## 3 Referenced Standards and Documents

### 3.1 SEMI Standards and Safety Guidelines

SEMI E1.9 — Mechanical Specification for Cassettes Used to Transport and Store 300 mm Wafers

SEMI E5 — SEMI Equipment Communications Standard 2 Message Content (SECS-II)

SEMI E10 — Specification for Definition and Measurement of Equipment Reliability, Availability, and Maintainability (RAM) and Utilization

SEMI E19 — Standard Mechanical Interface (SMIF)

SEMI E30 — Generic Model for Communications and Control of Manufacturing Equipment (GEM)

SEMI E37 — High Speed SECS Message Services (HSMS) Generic Services

SEMI E47 — Specification for 150 mm/200 mm Pod Handles

SEMI E47.1 — Mechanical Specification for FOUPS Used to Transport and Store 300 mm Wafers

SEMI E58 — Automated Reliability, Availability, and Maintainability Standard (ARAMS): Concepts, Behavior, and Services

SEMI E89 — Guide for Measurement System Analysis (MSA)

SEMI E158 — Mechanical Specification for Fab Wafer Carrier Used to Transport and Store 450 mm Wafers (450 FOUP) and Kinematic Coupling

SEMI E159 — Mechanical Specification for Multi Application Carrier (MAC) Used to Transport and Ship 450 mm Wafers

- SEMI M1 — Specifications for Polished Single Crystal Silicon Wafers
- SEMI M8 — Specification for Polished Monocrystalline Silicon Test Wafers
- SEMI M12 — Specification for Serial Alphanumeric Marking of the Front Surface of Wafers
- SEMI M13 — Specification for Alphanumeric Marking of Silicon Wafers
- SEMI M24 — Specification for Polished Monocrystalline Silicon Premium Wafers
- SEMI M31 — Mechanical Specification for Front-Opening Shipping Box Used to Transport and Ship 300 mm Wafers
- SEMI M38 — Specification for Polished Reclaimed Silicon Wafers
- SEMI M43 — Guide for Reporting Wafer Nanotopography
- SEMI M59 — Terminology for Silicon Technology
- SEMI M62 — Specifications for Silicon Epitaxial Wafers
- SEMI M67 — Practice for Determining Wafer Near-Edge Geometry from a Measured Thickness Data Array Using the ESFQR, ESFQD and ESBIR Metrics
- SEMI M68 — Practice for Determining Wafer Near-Edge Geometry from a Measured Height Data Array Using a Curvature Metric, ZDD
- SEMI M73 — Test Methods for Extracting Relevant Characteristics from Measured Wafer Edge Profiles
- SEMI M80 — Mechanical Specification for Front-Opening Shipping Box Used to Transport and Ship 450 mm Wafers
- SEMI MF42 — Test Methods for Conductivity Type of Extrinsic Semiconducting Materials
- SEMI MF84 — Test Method for Measuring Resistivity of Silicon Wafers with an In-Line Four-Point Probe
- SEMI MF534 — Test Method for Bow of Silicon Wafers
- SEMI MF657 — Test Method for Measuring Warp and Total Thickness Variation on Silicon Wafers by Noncontact Scanning
- SEMI MF671 — Test Method for Measuring Flat Length on Wafers of Silicon and Other Electronic Materials
- SEMI MF673 — Test Method for Measuring Resistivity of Semiconductor Wafers or Sheet Resistance of Semiconductor Films with a Noncontact Eddy-Current Gauge
- SEMI MF928 — Test Method for Edge Contour of Circular Semiconductor Wafers and Rigid Disk Substrates
- SEMI MF1152 — Test Method for Dimensions of Notches on Silicon Wafers
- SEMI MF1390 — Test Method for Measuring Bow and Warp on Silicon Wafers by Automated Noncontact Scanning
- SEMI MF1451 — Test Method for Measuring Sori on Silicon Wafers by Automated Noncontact Scanning
- SEMI MF1530 — Test Method for Measuring Flatness, Thickness, and Thickness Variation on Silicon Wafers by Automated Noncontact Scanning
- SEMI MF2074 — Guide for Measuring Diameter of Silicon and Other Semiconductor Wafers
- SEMI T7 — Specification for Back Surface Marking of Double-Side Polished Wafers with a Two-Dimensional Matrix Code Symbol

### 3.2 DIN Standards<sup>1</sup>

DIN 50431 — Measurement of the Electrical Resistivity of Silicon or Germanium Single Crystals by Means of the Four-Point-Probe Direct Current Method with Collinear Probe Array

<sup>1</sup> Deutsches Institut für Normung e.V., Available from Beuth Verlag GmbH, Burggrafenstrasse 4-10, D-10787 Berlin, Germany;  
<http://www.din.de>

DIN 50432 — Determination of the Conductivity Type of Silicon or Germanium by Means of Rectification Test or Hot-Probe

DIN 50441-1 — Determination of the Geometric Dimensions of Semiconductor Slices; Measurement of Thickness

DIN 50441-2 — Determination of the Geometric Dimensions of Semiconductor Slices; Testing of Edge Rounding

DIN 50441-4 — Determination of the Geometric Dimensions of Semiconductor Slices; Diameter and Flat Depth of Slices

DIN 50441-5 — Determination of the Geometric Dimensions of Semiconductor Wafers; Terms of Shape and Flatness Deviation

DIN 50445 — Contactless Determination of the Electrical Resistivity of Semiconductor Wafers with the Eddy Current Method

### 3.3 IEEE Standards<sup>2</sup>

IEEE 754 — IEEE Standard for Binary Floating-Point Arithmetic

IEEE 802 — IEEE Standard for Local and Metropolitan Networks: Overview and Architecture

IEEE 854 — IEEE Standard Radix-Independent Floating-Point Arithmetic

### 3.4 ISO Standards<sup>3</sup>

ISO/IEC 8859 — Information Technology – 8-bit Single-Byte Coded Graphic Character Sets

ISO 8879 — Information Processing – Text and Office Systems – Standard Generalized Markup Language (SGML)

ISO 9000 — Quality Management Systems – Fundamentals and Vocabulary

ISO 9001 — Quality Management Systems – Requirements

ISO/IEC 10646-1 — Information Technology – Universal Multiple-Octet Character Set (UCS) – Part 1: Architecture and Basic Multilingual Plane

ISO/IEC 10918 — Information Technology – Digital Compression and Coding of Continuous-Tone Still Images

ISO 14644-1 — Cleanroom and Associated Controlled Environments – Part 1: Classification of Air Cleanliness

### 3.5 JEITA Standard<sup>4</sup>

JEITA EM-3401 (43) — Terminology of Silicon Wafer Flatness

**NOTICE:** Unless otherwise indicated, all documents cited shall be the latest published versions.

## 4 Terminology

4.1 General terms, acronyms, abbreviations and symbols associated with silicon technology and used in this Standard are listed and defined in SEMI M59.

### 4.2 Definitions

4.2.1 *exclusion window* — an area on the wafer front or back surface that intersects the FQA from which acquired data, if any, are not used to calculate metrics.

NOTE 1: Exclusion windows may be used when: a) wafer suppliers and buyers agree to exempt certain areas in the vicinity of mandated features, such as notches and laser scribes, that affect metrics; b) a given measurement system's design precludes valid data acquisition, such as portions of the edge obscured by mechanical fixtures in the vicinity.

<sup>2</sup> Institute of Electrical and Electronics Engineers, 3 Park Avenue, 17<sup>th</sup> Floor, New York, NY 10016-5997, USA; Telephone: +1.212.419.7900, Fax: +1.212.752.4929, <http://www.ieee.org>

<sup>3</sup> International Organization for Standardization, ISO Central Secretariat, 1, ch. de la Voie-Creuse, CP 56, CH-1211 Geneva 20, Switzerland; Telephone: +41.22.749.01.11, Fax: +41.22.733.34.30, <http://www.iso.org>

<sup>4</sup> Japan Electronics and Information Technology Industries Association, Ote Center Building, 1-1-3, Otemachi, Chiyoda-ku, Tokyo 100-0004, Japan; <http://www.jeita.or.jp>

## 5 Recommended Specification for Geometry Measurement Systems for Silicon Wafers

5.1 The recommended specifications are structured in three sections (Tables 1 through 5):

- Generic Equipment Characteristics (Table 1)
- Materials to be measured (Table 2)
- Metrology Specific Equipment Characteristics (Tables 3, 4, and 5)

5.2 Tables 1 through 5 contain the specifications, referenced documents, test methods, and comments. Additional explanations and discussions are provided in this section.

### 5.3 *Generic Equipment Characteristics (Table 1)*

5.3.1 The section ‘Generic Equipment Characteristics’ consists of five subsections:

- Wafer handling
- Reliability
- Procedural
- Documentation
- Computer/User Interface/Connectivity

5.3.2 Subsections covering ‘Facilities Requirements’ and ‘Safety/Legal/Regulatory’ are not included in the present Document as these issues are highly user specific and dependent on national regulations.

### 5.4 *Materials to be Measured (Table 2)*

5.4.1 Table 2 specifies the parameters of silicon wafers that the measurement system must be capable to handle and to measure.

### 5.5 *Metrology Specific Equipment Characteristics (Tables 3, 4, and 5)*

5.5.1 This section specifies the dimensional parameters of silicon wafers to be measured and to be reported by systems for measuring the geometry and flatness of wafers as well as the required spatial resolution, precision and accuracy of the measurement system.

5.5.2 The ability of a measurement system to properly measure surface features of different spatial wavelengths is affected by the spatial bandwidth of the measurement system’s response function. Spatial bandwidth can be defined in many ways and is influenced by many factors beyond the scope of this Document. Some of these need to be standardized.

NOTE 2: Some of these factors may need to be standardized. Additional information related to this topic can be found in: Mathematical Principles of Signal Processing, Pierre Brémaud, Springer, New York, 2002.

5.5.3 Spatial resolution is defined by the high spatial frequency limit of the bandwidth of the measurement system’s response function.

5.5.4 Low and high cut-off frequency  $f_{min}$  and  $f_{max}$  define the bandwidth of the response function of measurement systems. The cut-off frequencies correspond to an attenuation of 0.5 for the amplitude of a sinusoidal surface feature with the exception of a low pass filter ( $f_{min} = 0$ ) for which the attenuation remains 1 at  $f_{min}$ .

5.5.5 The rate of change of the attenuation approaching the cut-off frequencies has to be larger than the rate of a Gaussian filter with the corresponding cut-off frequency.

5.5.6 This Guide recommends values of  $f_{max}$  and  $f_{min}$  that the measurement system must be capable of measuring.

5.5.7 Any variations in filtering procedures applied near the FQA boundary must be described by the supplier of the measurement system.

5.5.8 The bandwidth as specified in Tables 3 and 4 is a nominal value.

5.5.9 This Guide uses a hierarchy of variability levels to describe the performance of a measurement system that is calibrated and adjusted/aligned according to the supplier’s procedures. The various terms are defined in SEMI M59.

5.5.9.1 Level 1 variability: standard deviation  $\sigma_1$

5.5.9.2 Level 2 variability: standard deviation  $\sigma_2$

5.5.9.3 Level 3 variability: standard deviation  $\sigma_3$

5.5.10 In addition, two levels of systematic off-set between different measurement systems are defined:

5.5.10.1 Matching tolerance (difference of means  $\Delta_m$ )

5.5.10.2 Correlation (regression curve)

5.5.11 Explicitly specified in the present Document are only level 3 variability  $\sigma_3$  and matching tolerance  $\Delta_m$  as they correspond to the utilization of measurement systems for wafer manufacturing most closely. The supplier of a specific measurement system may optionally provide specifications for level 1 and/or level 2 variability, respectively.

NOTE 3: In the absence of certified or standard reference materials matching may be tested by using appropriate wafers complying with 130, 90, 65, 45, 32, 22, or 16 nm technology node specifications, as appropriate. It is recommended to test for matching with a set of samples covering the parameter range of interest.

5.5.12 Level 3 variability  $\sigma_3$  and matching tolerance  $\Delta_m$  are specified with respect to anticipated specifications for wafer geometry and flatness as given in Tables 3 and 4 for a reference wafer.

5.5.13 In the present Document, P/T-ratios (precision-to-tolerance ratios, see SEMI E89) are used for specifying level 3 variability  $\sigma_3$ .

NOTE 4: P/T-ratio is a metric for assessing the capability of metrology equipment for verifying a specimen (e.g., Si wafer) specification.

5.5.13.1 A P/T-ratio of 30% or less is recommended in SEMI E89 for metrology equipment. Geometry characteristics of Si wafers typically display either an approximately symmetric distribution around a median (a two-sided distribution), or a strongly skewed distribution with the median approaching zero, the lower specification boundary (a one-sided distribution). Therefore, the P/T ratio is calculated either based on a  $3\sigma$  criterion for one-sided distributions or a  $6\sigma$  criterion for two-sided distributions and two grades are recommended for flatness and geometry measurement systems (see also R1):

- Grade A: P/T < 10%,  $3\sigma_3$  (one-sided distribution) or P/T < 10%,  $6\sigma_3$  (two-sided distribution)
- Grade B: P/T < 20%,  $3\sigma_3$  (one-sided distribution) or P/T < 20%,  $6\sigma_3$  (two-sided distribution)

5.5.13.2 The individual measurement features a measurement system provides may be graded differently (e.g., SFQR might meet grade A, but SBIR only grade B). This has to be indicated appropriately in the measurement systems' technical specifications.

5.5.14 Matching tolerance is specified to be less or equal to 1.5 times level 3 variability ( $1.5\sigma_3$ ). This corresponds to a greater than 99% probability that the difference of any individual measurement results obtained with two different measurement systems is smaller or equal to  $5\sigma_3$ .

5.5.15 The target for bias is a range of  $\pm 1.5\sigma_3$  with respect to a certified value provided that appropriate reference materials are available. This corresponds to a greater than 99% probability that any individual measurement is in the range of  $\pm 4\sigma_3$  around the certified value when a reference material is tested.

5.5.16 Reference material with a series of surface features with appropriate height and half width is required to verify the bandwidth of a measurement system. The height of the features corresponds to the wafer specification as outlined in Tables 3 and 4.

5.5.17 All reference wafers shall meet the requirements listed in Tables 3, 4, and 5. Different wafers may be used to meet the flatness, nanotopography and edge profile requirements.

5.5.18 The specifications of a measurement system are verified by using reference wafers the parameters of which are in a range specified as follows:

5.5.18.1 Thickness: nominal value  $\pm 20\mu\text{m}$ .

5.5.18.2 Flatness, including near edge geometry, and shape: 0.5 to 1.5 times the nominal value. The nominal values are listed in Table 3 and Table 4 as Reference Wafer Specifications. For site related specifications not all sites must

fall within the range, but the appropriate sites to be tested should be indicated. In all cases, at least three wafers in the range of values for each property shall be employed in the testing.

NOTE 5: These nominal values also define the upper limit of the tolerance range for the flatness or shape characteristics with a lower limit or target value of zero.

**5.5.18.3 Edge Profile** — The ranges of the nominal values as listed in Table 5. The ITRS does not provide guidance regarding the specifications for edge profiles, therefore the ranges according to SEMI M73 are used for edge width and shoulder radius. The ranges for bevel angle and apex angle are based on common wafer specifications in semiconductor industry for current 300 mm wafers.

NOTE 6: These ranges are also used as tolerances T for the edge profile characteristics, based on common practice in the semiconductor industry. The tolerances are also provided in Table 5 in the column 'Comments and References'.

NOTE 7: The edge region of wafers represents the most challenging area for meeting the desired performance characteristics. This is because of the larger surface geometry variations in the region near the edge (e.g., from polishing roll-off).

**5.5.19** Verification of bias, matching tolerance and the various levels of variability are performed with a measurement system that has been calibrated according to the supplier's procedures and that is under statistical process control. Procedures for determining level 1, 2, and 3 variability are given in § 6 and procedures for determining matching tolerance are given in § 7.

**5.5.20** Compatibility of two measurement systems is considered to be satisfactory when the specifications of the older measurement system are met with the newer measurement system operating in the emulation mode.

NOTE 8: Compatibility can be provided by a measurement mode in which filtering, spatial resolution, etc. of another, older, measurement system is imitated.

**5.5.21** The quality of a correlation between different measurement systems is not specified in this Guide.

**5.5.22** Geometry measurement system should be able to set exclusion windows in the vicinity of:

- Wafer identification marks (Alphanumeric and/or T7)
- Inscribed fiducial marks for 450 mm notchless wafers
- Fiducial notch
- Wafer handling contacts
- Other areas as may be agreed to by equipment suppliers, wafer suppliers, and customers

**5.5.22.1** The location and the size of the exclusion windows for wafer identification marks, inscribed fiducial marks and fiducial notch are as specified in the relevant identification mark or wafer specification (SEMI T7, SEMI M1, SEMI M12, SEMI M13) (see lines 3.4 in Tables 3 and 4).

**5.5.22.2** Exclusion windows for wafer handling contacts are to be agreed upon among wafer suppliers, equipment suppliers, and customers. Because wafer suppliers and users seek to limit the sum of exclusion window areas, typically <0.1% of FQA area for  $\geq 300$  mm wafers or <0.2% of the FQA area for 200 mm wafers, equipment suppliers should minimize a given geometry measurement system's wafer contact areas.

## 6 Limited Reproducibility Tests

NOTE 9: Limited reproducibility tests such as those described in this section do not provide any indication of the various sources of variability or of their relative importance. If this type of information is desired, it is necessary to conduct a complete designed experiment with the appropriate analysis (see SEMI E89).

### 6.1 General

**6.1.1** Select a single test wafer, typical of those to be measured by the measurement system (MS) being analyzed, for the test.

**6.1.2** Select a number of measurements,  $n$  (where  $n \geq 30$ , see Note 2), to be made on the same wafer.

NOTE 10: The use of about 30 measurements has been found to generally provide low enough measurement uncertainty. If fewer measurements are used, the measurement uncertainty is increased, but the result is frequently satisfactory. The effect of sample

size on uncertainty of the determination can be estimated by assuming that the measurement errors follow a normal distribution. Then, the uncertainty, expressed as a one-sided (upper) confidence interval, *uci*, around the estimate of repeatability is:

$$uci = \hat{\sigma}_r \sqrt{\frac{n-1}{\chi_{n-1,\alpha}^2}} \quad (1)$$

where:

$\hat{\sigma}_r$  = estimate of repeatability from  $n$  measurements,

$n$  = number of measurements made, and

$\chi_{n-1,\alpha}^2$  = value that cuts off the upper  $\alpha$  fraction of a chi squared distribution with  $n - 1$  degrees of freedom.

For example, if  $n = 15$ , the upper bound confidence interval is  $1.46 \hat{\sigma}_r$ . With  $n = 30$ , it is  $1.28 \hat{\sigma}_r$ , approximately a 12.5% reduction in uncertainty of the repeatability. If the  $n$  measurements are made on different measurands (e.g., on different sites on a wafer), the uncertainty is increased by a factor of  $[(n-1)/(n-g)]^{1/2}$  where  $g$  is the number of groups, assumed to be of the same size.

6.1.3 Select the appropriate setup program for the measurements. The setup should be similar to that to be used by the MS in production or development, as appropriate.

6.1.4 Determine if the MS needs to be calibrated. Calibrate, if necessary, following the manufacturer's recommended procedure. Do not recalibrate during the experiment unless required by the normal operating procedure.

6.2 *Measurements* — Perform the measurements appropriate to the level of variability to be determined.

6.2.1 *Level 1 Variability* — Load the test wafer in the MS and measure the property  $n$  times under repeatability conditions without unloading it from the instrument.

6.2.2 *Level 2 Variability*

6.2.2.1 Load the test wafer in the MS and measure the property once and then unload the wafer.

6.2.2.2 Reload the wafer into the MS and measure it once again in the shortest possible time, and then unload the wafer.

6.2.2.3 Repeat ¶ 6.2.2.2 ( $n - 2$ ) more times in the shortest possible time interval so that a total of  $n$  measurements is made, unloading and reloading the wafer between each measurement, but otherwise under nominally identical conditions with a single calibration.

6.2.3 *Level 3 Variability*

6.2.3.1 Measure the test wafer for a total of  $n/D$  times per day under the conditions described in ¶¶ 6.2.2.1 through 6.2.2.3 on each of  $D$  days for a minimum of five days.

6.3 *Calculations*

6.3.1 Calculate the sample standard deviation of the test results:

$$s = \sqrt{\frac{1}{(n-1)} \left[ \sum_{k=1}^n (x_k - \bar{x})^2 \right]} \quad (2)$$

where:

$s$  = sample standard deviation of the test results,

$n$  = number of measurements made,

$x_k = k^{\text{th}}$  test result, and

$\bar{x}$  = average value of the  $n$  test results.

6.3.2 The sample standard deviation is the unbiased estimator of the population standard deviation,  $\sigma$ . Therefore, take this sample standard deviation for the measurements in ¶ 6.2 as an estimate of the variability,  $\sigma_r$  for the selected variability level.

## 7 Matching Tolerance Tests

7.1 Determine the bias of each of two measurement systems of the same kind, using the procedures in § 8 of SEMI E89, under level 3 variability determination conditions.

7.2 If the results give a stable bias determination for each measurement system and if each system has acceptable linearity, subtract the two biases to obtain the matching tolerance,  $\Delta_m$ .

$$\Delta_m = bias_1 - bias_2 \quad (3)$$

where:

$bias_1$  = bias of the first measurement system and

$bias_2$  = bias of the second measurement system.

## 8 Related Documents

### 8.1 ASTM Standards<sup>5</sup>

ASTM E177 — Standard Practice for Use of the Terms Precision and Bias in ASTM Test Methods

ASTM E456 — Standard Terminology for Relating to Quality and Statistics

### 8.2 Other Documents

8.2.1 Evaluating Automated Wafer Measurement Instruments, SEMATECH<sup>6</sup>, Technology Transfer 94112638A-XFR

8.2.2 Metrology Tool Gauge Study Procedure for the International 300 mm Initiative (I300I), International 300 mm Initiative<sup>6</sup>, Technology Transfer #97063295A-XFR

8.2.3 International Technology Roadmap for Semiconductors: most recent edition<sup>6,7</sup>

8.2.4 ISO 3274-1996 — Geometrical Product Specifications (GPS) – Surface Texture: Profile method – Nominal characteristic of contact (stylus) instruments

**Table 1 Generic Equipment Characteristics**

| <i>Item</i>                          | <i>Recommended Specification</i>                                                                        | <i>Comment</i>             | <i>References</i> |
|--------------------------------------|---------------------------------------------------------------------------------------------------------|----------------------------|-------------------|
| <b>1 WAFER HANDLING</b>              |                                                                                                         |                            |                   |
| 1.1 Robot End Effector               | optional wafer edge or back surface contact                                                             | edge as defined by SEMI M1 |                   |
| 1.2 Scan Stage                       | optional wafer edge or back surface contact                                                             | edge as defined by SEMI M1 |                   |
| 1.3 Wafer Contact Materials          | contact materials to leave metals and organics on wafers < as defined in ITRS 99                        |                            |                   |
| 1.4 Wafer Detection                  | protection of accidental contact due to, for example, cross-slotting double slotting, protrusions, etc. |                            |                   |
| 1.5 Wafer Rotational Alignment       | random in, aligned out                                                                                  |                            |                   |
| 1.6 Number of Wafer Carrier Stations | 2–4, arbitrary sender/receiver assignment                                                               |                            |                   |

<sup>5</sup> ASTM International, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959, USA; Telephone: +1.610.832.9585, Fax: +1.610.832.9555, <http://www.astm.org>

<sup>6</sup> SEMATECH, 257 Fuller Road, Suite 2200, Albany, NY 12203, USA; Telephone: 518.649.1000, <http://www.semitech.org>

<sup>7</sup> Recent versions of the ITRS are available from the homepage of International Sematech or ITRS: <http://www.semitech.org> or <http://www.itrs.net>