

SEMI M9-0999

SPECIFICATIONS FOR POLISHED MONOCRYSTALLINE GALLIUM ARSENIDE SLICES

NOTE: This specification was modified in September 1999 to correct an editorial error present in Figure 4A. A Publication Improvement Proposal (PIP) form was submitted in August 1999.

1 Preface

1.1 These specifications cover two groups of substrate requirements for monocrystalline high-purity gallium arsenide wafers used in semiconductor and electronic device manufacture. Dimensional and crystallographic orientation characteristics and limits on surface defects are the only standardized properties set forth below.

1.2 A complete purchase specification may require that additional physical, electrical, and bulk properties be defined. These properties are listed, together with test methods suitable for determining their magnitude where such procedures are documented.

1.3 These specifications are directed specifically to gallium arsenide wafers with one or both sides polished. Unpolished wafers or wafers with epitaxial films are not covered; however, purchasers of such wafers may find these specifications helpful in defining their requirements.

1.4 The material is Single Crystal Gallium Arsenide (GaAs) having a cubic zinc blende structure and having the following properties. The following properties are for use as guidelines:

Density	5.316 gm/cm ³
Melting Point	1238°C
Dielectric Constant	13.1
Lattice Parameter	5.654 Å
Energy Gap	1.42 eV

1.5 For reference purposes, SI (System International, commonly called metric) units shall be used.

2 Applicable Documents

2.1 ASTM Standards¹

E 122 — Practice for Choice of Sample Size to Estimate Average Quality of a Lot or Process

F 26 — Test Methods for Determining the Orientation of a Semiconductive Single Crystal

¹ American Society for Testing and Materials, 100 Barr Harbor Drive, West Conshohocken, PA 19428-2959 (All cited standards except for *E 122* may be found in Volume 10.05 of the Annual Book of ASTM Standards; *E 122* may be found in Volume 14.02.)

F 76 — Test Methods for Measuring Hall Mobility and Hall Coefficient in Extrinsic Semiconductor Single Crystals

F 154 — Practices and Nomenclature for Identification of Structures and Contaminants Seen on Specular Silicon Surfaces

F 523 — Practice for Unaided Visual Inspection of Polished Silicon Slices

F 533 — Test Method for Thickness and Thickness Variation of Silicon Slices

F 534 — Test Method for Bow of Silicon Slices

F 613 — Test Method for Measuring Diameter of Silicon Slices and Wafers

F 657 — Test Method for Measuring Warp and Total Thickness Variation on Silicon Slices and Wafers by a Non-Contact Scanning Method

F 671 — Test Method for Measuring Fiducial Flat Length and Deviation

F 928 — Test Method for Edge Contour of Silicon Wafers

2.2 Other Standard²

ANSI/ASQC Z1.4-1993 — Sampling Procedures and Tables for Inspection by Attributes

3 Definitions

3.1 *Bow* — of a semiconductor slice or wafer, a measure of concave or convex deformation of the median surface of a slice or wafer, independent of any thickness variation which may be present. Bow is a bulk property of the test specimen, not a property of an exposed surface. Generally, bow is determined with a test specimen in a free, unclamped condition. Units of bow are generally micrometers or inches.

3.2 *Dopant* — a chemical element, usually from the second, fourth, or sixth columns of the periodic table for the case of III-V compounds, incorporated in trace amounts in a semiconductor crystal to establish its conductivity type and resistivity.

² American Society for Quality Control, 611 East Wisconsin Avenue, Milwaukee, WI 53202

3.3 *Lot* — for the purpose of this document, (a) all of the wafers of nominally identical size and characteristics contained in a single shipment, or (b) subdivisions of large shipments consisting of wafers as above which have been identified by the supplier as constituting a lot.

3.4 *Flat Diameter* — the linear dimension across the surface of a semiconductor wafer from the center of the flat through the wafer center to the circumference of the wafer on the opposite edge along the diameter perpendicular to the flat. (See Figure 6.)

NOTE 4 — The flat diameter may be associated with the primary orientation flat, with a secondary flat, if present, or with any other flat, if present. In such cases, the terms may be modified as primary orientation flat diameter, secondary flat diameter, etc.

3.5 *Orthogonal Misorientation* — in {100} wafers cut intentionally “off-orientation,” the angle between the projection of the vector normal to the slice surface onto the {100} plane and the projection on that plane of the nearest direction. (See Figure 5.)

3.6 *Total Thickness Variation* — (TTV) the difference between the maximum and minimum thickness values of a slice or wafer encountered during a scan pattern or a series of point requirements. TTV is generally expressed in micrometers or mils (thousandths of an inch).

3.7 *Warp* — of a semiconductor slice or wafer, the difference between the maximum and minimum distances of the median surface of the slice or wafer from a reference plane, encountered during a scan pattern. Warp is a bulk property of the test specimen, not a property of an exposed surface. Warp is generally expressed in micrometers or mils (thousandths of an inch).

3.8 *Edge Contouring* — on slices whose edges have been shaped by mechanical and/or chemical means, a description of the profile of the boundary of the slice joining the front and back sides.

4 Ordering Information

4.1 Purchase orders for gallium arsenide wafers furnished to this specification shall include the following items:

4.1.1 Nominal diameter (see applicable SEMI Standard for polished GaAs wafers),

4.1.2 Thickness (see applicable SEMI Standard for polished GaAs wafers),

4.1.3 Total Thickness Variation (see applicable SEMI Standard for polished GaAs wafers),

4.1.4 Surface orientation (see applicable SEMI Standard for polished GaAs wafers). There are two options of flat location for 2" and 3" diameter polished mono-crystalline GaAs wafers for integrated circuit and optoelectronic applications. They are V-Groove (as illustrated in Figures 1 and 3) and Dove-Tail (as illustrated in Figures 2 and 4). These designations describe the shape of groove that can be etched perpendicular to the primary flat.

The following are the options of wafer surface orientation:

A. (100) $\pm 0.5^\circ$ as shown in Figures 1 and 2

B. For V-Groove option:

(100) off 2° toward the (110) plane which is located between the primary and secondary flats as shown in Figure 3. Figure 5 illustrates orthogonal misorientation.

For Dove-Tail option:

(100) off 2° toward any of the nearest (110) planes as shown in Figure 4. Figure 5 illustrates orthogonal misorientation.

4.1.5 Lot Acceptance Procedures (see Section 8),

4.1.6 Certification (see Section 11),

4.1.7 Packing and Marking (see Section 12).

4.2 *Optional Criteria* — The following items may be specified optionally in addition to those listed above:

4.2.1 Crystal Growth Method,

4.2.2 Etch Pit Density (EPD) of Crystal,

4.2.3 Crystal Growth Perfection,

4.2.4 Impurity Type,

4.2.5 Surface Condition of Wafer,

4.2.6 Edge Contour,

4.2.7 Mobility,

4.2.8 Resistivity,

4.2.9 Carrier Concentration,

4.2.10 Thermal Conversion Characteristics.

5 Dimensions and Permissible Variations

5.1 The material shall conform to the dimensions and dimensional tolerances as specified in the applicable polished gallium arsenide slice standard.

5.2 If edge contoured wafers are specified on the purchase order, the profile shall conform to the following requirements at all points on the wafer periphery.

5.2.1 When the wafer is aligned with the SEMI Wafer Edge Profile Template (see Figure 6) so that the x-axis of the template is coincident with the wafer surface and the y-axis of the template is tangent with the outermost radial portion of the contour, the wafer edge profile must be contained within the clear region of the template. (See Figure 7 for example of acceptable and unacceptable contours.)

5.2.2 No sharp points or protrusions are permitted anywhere on the wafer edge contour.

5.2.3 Cosmetic attributes of the edge contour are not covered by this specification. They shall be agreed upon between supplier and purchaser.

6 Materials and Manufacture

6.1 The material shall consist of wafers from ingots grown to the material definition specified in the purchase order or contract.

7 Physical Requirements

7.1 The material shall conform to the crystallographic orientation details as specified in the applicable polished gallium arsenide slice standard.

7.2 The material shall conform to the details specified in the purchase order or contract as follows:

7.2.1 Conduction Type,

7.2.2 Dopant,

7.2.3 Carrier Concentration,

7.2.4 Resistivity,

7.2.5 Thermal Conversion Characteristics,

7.2.6 Etch Pit Density,

7.2.7 Mobility,

7.2.8 Surface Characteristics,

7.2.9 Growth Methods.

8 Sampling

8.1 Unless otherwise specified, Practice E 122 shall be used. When so specified, appropriate sample sizes shall be selected from each lot in accordance with ANSI/ASQC Z1.4. Each quality characteristic shall be assigned an acceptable quality level (AQL) or lot total percent defective (LTPD) value in accordance with ANSI/ASQC Z1.4 definitions for critical, major and minor classifications. If desired and so specified in the contract or order, each of these classifications may alternatively be assigned cumulative AQL or LTPD values. Inspection levels shall be agreed upon between the supplier and the purchaser.

9 Test Methods

9.1 *Diameter* — Determine by ASTM Test Method F 613.

9.2 *Thickness, Center Point* — Determine by ASTM Test Method F 533.

NOTE 2 — GaAs wafers are extremely fragile. While the mechanical dimensions of a slice can be measured by use of tools such as a micrometer calipers and other conventional techniques, the slice may be damaged physically in ways that are not immediately evident. Special care must therefore be used in the selection and execution of measurement methods.

9.3 *Flat Length* — Determine by ASTM Test Method F 671.

9.4 *Flat Orientation* — Determine by etching method identified in the appropriate polished GaAs wafer standard.

9.5 *Bow and Warp* — Determine bow in accordance with ASTM Test Method F 534 and warp in accordance with ASTM Test Method F 657.

9.6 *Total Thickness Variation* — Determine by ASTM Test Method F 533 or F 657.

9.7 *Surface Orientation* — Determined by ASTM Test Methods F 26.

9.8 *Orthogonal Misorientation* — Determined by a method agreed upon between the supplier and purchaser.

9.9 *Surface Defects and Contamination* — Determined by a method agreed upon between the supplier and purchaser.

9.10 *Mobility* — Determined by ASTM Test Methods F 76.

9.11 *Crystal Perfection* — Determined by a method agreed upon between the supplier and purchaser.

10 Standard Defect Limits

10.1 Determined by agreement between supplier and purchaser as to limits.

11 Certification

11.1 Upon request of the purchaser in the contract or order, a manufacturer's or supplier's certification that the material was manufactured and tested in accordance with this specification together, with a report of the test results, shall be furnished at the time of shipment.

11.2 In the interest of controlling inspection costs, the supplier and the purchaser may agree that the material

shall be certified as “capable of meeting” certain requirements. In this context, “capable of meeting” shall signify that the supplier is not required to perform the appropriate tests in Section 9. However, if the purchaser performs the test and the material fails to meet the requirement, the material may be subject to rejection.

12 Packing and Marking

12.1 Special packing and marking requirements shall be subject to agreement between the supplier and the purchaser. Otherwise, all wafers shall be handled, inspected, and packed in such a manner as to avoid chipping, scratches, and contamination in accordance with the best industry practices to provide ample protection against damage during shipment.

12.2 The wafers supplied under these specifications shall be identified by appropriately labeling the outside

of each box or other container and each subdivision thereof in which it may reasonably be expected that the wafers will be stored prior to further processing. Identification shall include as a minimum the nominal diameter, conductive dopant, orientation, resistivity range, and lot number.

12.3 The lot number, either (1) assigned by the original manufacturer of the wafers, or (2) assigned subsequent to slice manufacture but providing reference to the original lot number, shall provide easy access to information concerning the fabrication history of the particular wafers in that lot. Such information shall be retained on file at the manufacturer’s facility for at least one month or as negotiated between vendor and user after that particular lot has been accepted by the purchaser.

Table 1. Equivalent Orientations — V-Groove Option

Surface orientation:	(100)	(100)	($\bar{1}00$)	($\bar{1}00$)
Primary flat location:	(01 $\bar{1}$)	(0 $\bar{1}1$)	(0 $\bar{1}\bar{1}$)	(011)
Secondary flat location:	(011)	(0 $\bar{1}\bar{1}$)	(0 $\bar{1}1$)	(01 $\bar{1}$)
For Surface orientation B, the off-orientation tilt direction is toward:	(110)	($\bar{1}\bar{1}0$)	($\bar{1}10$)	($\bar{1}10$)

Table 2. Equivalent Orientations — Dove-Tail Option

Surface orientation:	(100)	(100)	($\bar{1}00$)	($\bar{1}00$)
Primary flat location:	(0 $\bar{1}\bar{1}$)	(011)	(01 $\bar{1}$)	(0 $\bar{1}1$)
Secondary flat location:	(0 $\bar{1}1$)	(01 $\bar{1}$)	(011)	(0 $\bar{1}\bar{1}$)
For Surface orientation B, the off-orientation tilt direction is toward:	($\bar{1}\bar{1}0$)	(110)	($\bar{1}10$)	($\bar{1}\bar{1}0$)

The symmetry of GaAs crystal structure allows other Miller indices to be used for identifying surface and flat orientations. This table lists various possibilities which meet the requirements for the above two options.

NOTE: For V-Groove Option, the relative directions in a single column must be maintained. For Dove-Tail Option, any of the 110 tilt directions are considered equivalent.