Documents Share & AVA Documents Free Downloads of Technical Documents, Standards, Industry Codes, and Regulations

Documents Document Sharing Hub

JEDEC

Joint Electron Device Engineering Council

Can't find the file you need? Contact us for assistance.

1,000 results

Advanced Search

JEDEC JESD82 2000

JEDEC ★★★★★

JEDEC JESD82 2000 DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS:

Publication date: 2000-12-01 Points: 540 File size: 209.56 KB Pages: 17 Format: PDF

JEDEC JESD80 1999

JEDEC ★★★★★

JEDEC JESD80 1999 STANDARD FOR DESCRIPTION OF 2.5 V CMOS LOGIC DEVICES:

Publication date: 1999-12-01 Points: 540 File size: 69.33 KB Pages: 8 Format: PDF

JEDEC JESD8-9B 2002

JEDEC ★★★★★

JEDEC JESD8-9B 2002 ADDENDUM No. 9B to JESD8 - STUB SERIES TERMINATED LOGIC FOR 2.5 VOLTS (SSTL_2): Includes Errata and Corrected Page 7 as of October 18, 2002.

Publication date: 2002-12-01 Points: 540 File size: 176.88 KB Pages: 29 Format: PDF

JEDEC JESD8-8 1996

JEDEC ★★★★★

JEDEC JESD8-8 1996 ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS

Publication date: 1996-12-01 Points: 540 File size: 1.21 MB Pages: 16 Format: PDF

JEDEC JESD8-7A 2006

JEDEC ★★★★★

JEDEC JESD8-7A 2006 ADDENDUM No. 7 to JESD8 - 1.8 V + -0.15 V (NORMAL RANGE), AND 1.2 V - 1.95 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT:

Publication date: 2006-12-01 Points: 540 File size: 132.86 KB Pages: 14 Format: PDF

JEDEC JESD8-6 1995

JEDEC ★★★★★

JEDEC JESD8-6 1995 ADDENDUM No. 6 to JESD8 - HIGH SPEED TRANSCEIVER LOGIC (HSTL)- A 1.5 V OUTPUT BUFFER SUPPLY VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS:

Publication date: 1995-12-01 Points: 540 File size: 408.27 KB Pages: 16 Format: PDF

JEDEC JESD8-5A.01 2007

JEDEC ★★★★★

JEDEC JESD8-5A.01 2007 ADDENDUM No. 5 to JESD8 - 2.5 V 0.2 V (NORMAL RANGE), AND 1.8 V TO 2.7 V (WIDE RANGE) POWER SUPPLY VOLTAGE AND INTERFACE STANDARD FOR NONTERMINATED DIGITAL INTEGRATED CIRCUIT

Publication date: 2007-12-01 Points: 540 File size: 126.71 KB Pages: 14 Format: PDF

JEDEC JESD8-4 1993

JEDEC ★★★★★

JEDEC JESD8-4 1993 ADDENDUM No. 4 to JESD8 - CENTER-TAP-TERMINATED (CTT) INTERFACE LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS:

Publication date: 1993-12-01 Points: 540 File size: 112.24 KB Pages: 4 Format: PDF

JEDEC JESD8-3A 2007

JEDEC ★★★★★

JEDEC JESD8-3A 2007 ADDENDUM No. 3A to JESD8 - GUNNING TRANSCEIVER LOGIC (GTL) LOW-LEVEL, HIGH-SPEED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS:

Publication date: 2007-12-01 Points: 540 File size: 76.72 KB Pages: 10 Format: PDF

JEDEC JESD8-34 2020

JEDEC ★★★★★

JEDEC JESD8-34 2020 1.05 V CMOS

Publication date: 2020-12-01 Points: 540 File size: 44.27 KB Pages: 8 Format: PDF

Prev 74 75 76 77 78 Next

Hot Products

★★★★★

JEDEC JESD82-513-2023

JEDEC JESD82-513-2023

★★★★★

JEDEC JESD82-511-2021

JEDEC JESD82-511-2021

★★★★★

JEDEC JESD79-5C-2024

JEDEC JESD79-5C-2024

★★★★★

JEDEC JESD82-512-2023

JEDEC JESD82-512-2023

★★★★★

JEDEC JESD79-3F-2012

JEDEC JESD79-3F-2012

★★★★★

JEDEC JESD79-4D-2021

JEDEC JESD79-4D-2021

★★★★★

JEDEC JESD79-5B-2022

JEDEC JESD79-5B-2022

★★★★★

JEDEC JEP162A-2019

JEDEC JEP162A-2019

★★★★★

jedec JEP 122G

jedec JEP 122G

JEDEC JEP122G provides reliability models and acceleration factors for common semiconductor device failure mechanisms.

★★★★★

JEDEC JESD79-3-3 2013

JEDEC JESD79-3-3 2013

ADDENDUM No. 3 to JESD79-3 - 3D STACKED SDRAM

★★★★★

JEDEC JESD79-4-1B-2021

JEDEC JESD79-4-1B-2021

★★★★★

IPC JEDEC 9301-2018

IPC JEDEC 9301-2018

★★★★★

JEDEC CS-002-A 1993

JEDEC CS-002-A 1993

Standard - Thin Matrix Tray for Handling and Shipping of Plastic Qual Flatpack Packages (PQFP). Variations AA-AG. Ite...

★★★★★

IPC JEDEC 9703-2009 (2019)

IPC JEDEC 9703-2009 (2019)

★★★★★

JEDEC JESD82-30.01-2023

JEDEC JESD82-30.01-2023

★★★★★

JEDEC CO-022-A 0

JEDEC CO-022-A 0

Registration - Plastic Magazine Plug Family. Variations AA-AC. Item 11.5-340.

★★★★★

EIA JEDEC JESD67-1999 errata 1999

EIA JEDEC JESD67-1999 errata 1999

★★★★★

JEDEC JESD88E 2013

JEDEC JESD88E 2013

DICTIONARY OF TERMS FOR SOLID-STATE TECHNOLOGY, 6th Edition

★★★★★

JEDEC SO-009A 2007

JEDEC SO-009A 2007

Registration - DDR2 DIMM 240 Pin SMT Socket Outline with 1.00 mm Contact Centers. Item 11.14-097.

★★★★★

JEDEC SO-005A 2005

JEDEC SO-005A 2005

Registration - 200 pin Mini DIMM with 0.60 mm Lead Centers Socket Outline